An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles

The paper presents an innovative simulation scheme to speed-up simulations of multi-clusters multi-processors SoCs at the TLM/T (transaction level model with time) abstraction level. The hardware components of the SoC architecture are written in standard SystemC. The goal is to describe the dynamic behavior of a given software application running on a given hardware architecture (including the dynamic contention in the interconnect and the cache effects), in order to provide the system designer with the same reliable timing information as a cycle accurate simulation, with a simulation speed similar to a TLM simulation. The key idea is to apply parallel discrete event simulation (PDES) techniques to a collection of communicating SystemC SC-THREAD. Experimental results show a simulation speedup of a factor up to 50 versus a BCA simulation (bus cycle accurate), for a timing error lower than 10-3

[1]  Randal E. Bryant,et al.  SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS , 1977 .

[2]  K. Mani Chandy,et al.  Distributed Simulation: A Case Study in Design and Verification of Distributed Programs , 1979, IEEE Transactions on Software Engineering.

[3]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[4]  Sudeep Pasricha.  Transaction level modeling of SoC with SystemC 2.0 , 2004 .

[5]  Adam Donlin,et al.  Transaction level modeling: flows and use models , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[6]  A. Gerstlauer,et al.  System-level communication modeling for network-on-chip synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[7]  Sandeep K. Shukla,et al.  Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Andreas Gerstlauer,et al.  System-level communication modeling for network-on-chip synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  Nikil D. Dutt,et al.  Extending the transaction level modeling approach for fast communication architecture exploration , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[11]  C. Norris Ip,et al.  Qualifying precision of abstract SystemC models using the SystemC Verification Standard , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.