A new CCII-based pipelined analog to digital converter

This paper proposes a new pipelined analog to digital converter (ADC) based on second-generation current conveyors (CCII). Two main building blocks of the pipelined ADC, sample-and-hold (S/H) circuit and multiplying digital-to-analog converter (MDAC) are constructed of CCII instead of operational amplifiers (OA). Simulation results show that the proposed CCII-based pipelined ADC can work at 10 MHz with an 8-bit resolution. The DNL is within -0.4 LSB and 0.5 LSB and INL is within -0.4 LSB and 0.7 LSB, respectively. The ADC is realized in TSMC 0.35 /spl mu/m CMOS technology and consumed 29 mW under a 3.3 V power supply. The core size is 0.85/spl times/0.85 mm/sup 2/.

[1]  Shen-Iuan Liu,et al.  Multiphase sinusoidal oscillator using second-generation current conveyors , 1995 .

[2]  T. L. Sculley,et al.  A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter , 2002 .

[3]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[4]  Jun Terada,et al.  8-mW, 1-V, 100-Msps, 6-bit A/D converter using a transconductance latched comparator , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[5]  Wei Chen,et al.  Systematic Generation of Current-Mode Linear Transformation Filters Based on Multiple Output CCIIs , 2002 .

[6]  K. Bacrania,et al.  A 14 b 20 MSample/s CMOS pipelined ADC , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).