GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links

In this paper a cost effective solution for asynchronous delay-insensitive on-chip communication is proposed. Our solution is based on the Berger coding scheme and allows to obtain a very low wire overhead. For instance, the results of our evaluation show that a 64-bit link can be built paying a wire overhead of 10% and 30 equivalent two-input gates per wire. As a general rule, when the number of bits to be transmitted increases, the wire overhead decreases and the gate overhead remains almost the same

[1]  Earl E. Swartzlander.  Parallel Counters , 1973, IEEE Transactions on Computers.

[2]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[3]  Miltos D. Grammatikakis,et al.  OCCN: a NoC modeling framework for design exploration , 2004, J. Syst. Archit..

[4]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[5]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[7]  J. Sparsø.  Future networks-on-chip ; will they be synchronous or asynchronous ? , 2001 .

[8]  Ran Ginosar,et al.  Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[9]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[10]  Steven M. Nowick,et al.  An introduction to asynchronous circuit design , 1998 .

[11]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[12]  Peter Robinson,et al.  Point to point GALS interconnect , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[13]  C.J.S. Clarke,et al.  Point to point , 1983, Nature.

[14]  Peter Y. K. Cheung,et al.  A quasi delay-insensitive bus proposal for asynchronous systems , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[15]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[17]  Stanislaw J. Piestrak.  Membership test logic for delay-insensitive codes , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  Kenneth E. Batcher,et al.  Sorting networks and their applications , 1968, AFIPS Spring Joint Computing Conference.

[19]  M. Coppola,et al.  Spidergon: a novel on-chip communication network , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..