Semi-Analytical Model for the Transient Operation of Gate-All-Around Charge-Trap Memories

We present a detailed semi-analytical investigation of the transient dynamics of gate-all-around (GAA) charge-trap memories. To this aim, the Poisson equation is solved in cylindrical coordinates, and a modification of the well-known Fowler-Nordheim formula is proposed for tunneling through cylindrical dielectric layers. Analytical results are validated by experimental data on devices with different gate stack compositions, considering a quite extended range of gate biases and times. Finally, the model is used for a parametric analysis of the GAA cell, highlighting the effect of device curvature on both program/erase and retention.

[1]  Chih-Yuan Lu,et al.  study of incremental step pulse programming (ISPP) and STI edge effect of BE-SONOS NAND Flash , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  O. Faynot,et al.  A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with Gate-All-Around or independent gates (φ-Flash), suitable for full 3D integration , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  E. Ping.  Büttiker–Landauer traversal times in the radial direction of cylindrical single and double barriers , 1994 .

[4]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[5]  Donggun Park,et al.  Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory , 2008, 2008 Symposium on VLSI Technology.

[6]  Shengqi Yang,et al.  Analytic channel potential solution to the undoped surrounding-gate MOSFETs , 2007 .

[7]  G. Reimbold,et al.  In-depth analysis of 3D Silicon nanowire SONOS memory characteristics by TCAD simulations , 2010, 2010 IEEE International Memory Workshop.

[8]  Guo-Qiang Lo,et al.  Vertical-Si-Nanowire SONOS Memory for Ultrahigh-Density Application , 2009, IEEE Electron Device Letters.

[9]  B. Iñíguez,et al.  Continuous analytic I-V model for surrounding-gate MOSFETs , 2004, IEEE Electron Device Letters.

[10]  G. Molas,et al.  Investigation of the role of H-related defects in Al2O3 blocking layer on charge-trap memory retention by atomistic simulations and device physical modelling , 2010, 2010 International Electron Devices Meeting.

[11]  Tahone Yang,et al.  Understanding STI edge fringing field effect on the scaling of charge-trapping (CT) NAND Flash and modeling of incremental step pulse programming (ISPP) , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Andrea L. Lacaita,et al.  Reliability constraints for TANOS memories due to alumina trapping and leakage , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Sarunya Bangsaruntip,et al.  Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.

[14]  Peter M. Asbeck,et al.  A numerical Schrödinger–Poisson solver for radially symmetric nanowire core–shell structures , 2006 .

[15]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[16]  E. Lai,et al.  A High-Speed BE-SONOS NAND Flash Utilizing the Field-Enhancement Effect of FinFET , 2007, 2007 IEEE International Electron Devices Meeting.

[17]  Siyoung Choi,et al.  Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive) , 2006, 2009 Symposium on VLSI Technology.

[18]  Rich Liu,et al.  Physical Model of Field Enhancement and Edge Effects of FinFET Charge-Trapping NAND Flash Devices , 2009, IEEE Transactions on Electron Devices.

[19]  L. Larcher,et al.  Investigation of trapping/detrapping mechanisms in Al2O3 electron/hole traps and their influence on TANOS memory operations , 2010, Proceedings of 2010 International Symposium on VLSI Technology, System and Application.

[20]  S. Manzini,et al.  Charge transport and trapping in silicon nitride-silicon dioxide dielectric double layers , 1985 .

[21]  William D. Brown,et al.  Nonvolatile Semiconductor Memory Technology , 1997 .

[22]  J. P. Gambino,et al.  Determination of the Fowler–Nordheim tunneling parameters from the Fowler–Nordheim plot , 2001 .

[23]  E. Ping.  I-V characteristics by radial tunneling in double-barrier tunneling diodes with cylindrical barriers , 1995 .

[24]  A. Mauri,et al.  Physical Modeling for Programming of TANOS Memories in the Fowler–Nordheim Regime , 2009, IEEE Transactions on Electron Devices.

[25]  B. Iniguez,et al.  Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs , 2008, IEEE Transactions on Electron Devices.

[26]  Guo-Qiang Lo,et al.  Modeling of gate-all-around charge trapping SONOS memory cells , 2010 .

[27]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[28]  G. Molas,et al.  New physical model for ultra-scaled 3D nitride-trapping non-volatile memories , 2008, 2008 IEEE International Electron Devices Meeting.

[29]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[30]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[31]  N. Singh,et al.  Integration of High-$\kappa$ Dielectrics and Metal Gate on Gate-All-Around Si-Nanowire-Based Architecture for High-Speed Nonvolatile Charge-Trapping Memory , 2009, IEEE Electron Device Letters.

[32]  S.H.G. Teo,et al.  Trap Layer Engineered Gate-All-Around Vertically Stacked Twin Si -Nanowire Nonvolatile Memory , 2007, 2007 IEEE International Electron Devices Meeting.