Direct digital frequency synthesizers using first–order polynomial Chebyshev approximation

A new approach to design a Digital Direct Frequency Synthesizer using Chebyshev polynomial approximation is presented. The proposed technique is an improvement of previously DDFS circuits based on Taylor approximation. A detailed description of the method used to compute the content of the ROM in Chebyshev DDFS is given, analytically showing the improved accuracy of new DDFS with respect to Taylor one. Two new Chebyshev DDFS with 80dBc SFDR, have been designed up to the layout level, exploiting optimized arithmetic circuits. Simulation results confirm improvement in performances with respect to Taylor DDFS.

[1]  Venceslav F. Kroupa,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of PhaseAccumulator Truncation , 1999 .

[2]  Venceslav F. Kroupa.  Methods of Mapping from Phase to Sine Amplitude in Direct Digital Synthesis , 1999 .

[3]  Venceslav F. Kroupa,et al.  A 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 m CMOS , 1999 .

[4]  Jouko Vankka.  1996 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM METHODS OF MAPPING FROM PHASE TO SINE AMPLITUDE IN DIRECT DIGITAL SYNTHESIS , 1996 .

[5]  Tsuneo Tsukahara,et al.  A 2V , 2-GHz Low-Power Direct Digital Frequency Synthesizer ChipSet for Wireless Communication , 1998 .

[6]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[7]  Bar-Giora Goldberg.  Digital Frequency Synthesis Demystified: DDS and Fractional-n Plls , 1999 .

[8]  Kari Halonen,et al.  Direct Digital Synthesizers , 2001 .

[9]  William H. Press,et al.  Numerical recipes in C , 2002 .

[10]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.

[11]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[12]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[13]  Jarkko Niittylahti,et al.  A hardware efficient direct digital frequency synthesizer , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[14]  Venceslav F. Kroupa,et al.  Direct digital frequency synthesizers , 1998 .

[15]  H. Samueli,et al.  An 800 MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 /spl mu/m CMOS , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.