An approach to reducing power consumption during delay test application

This paper presents an approach to reducing power consumption during delay test application. It is based on a re-ordering of the test-pairs in the test sequences to minimize the switching activity of the circuit-under-test during test application. Hamming distance between test-pairs is used to guide test-pair re-ordering. This guarantees a decrease in power consumption without reducing delay fault coverage. Experimental results are presented to demonstrate a reduction of the circuit activity for an average of 90.78% during test application.

[1]  Zhongcheng Li,et al.  Reduction of Number of Paths to be Tested in Delay Testing , 2000, J. Electron. Test..

[2]  S. Chakravarty,et al.  Two techniques for minimizing power dissipation in scan circuits during test application , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[3]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Radu Marculescu,et al.  Sequence compaction for power estimation: theory and practice , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.