Towards effective embedded processors in codesigns: customizable partitioned caches
暂无分享,去创建一个
[1] David H. Albonesi,et al. Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[2] Monica S. Lam,et al. A data locality optimizing algorithm , 1991, PLDI '91.
[3] Wayne Wolf,et al. Hardware-software co-design of embedded systems , 1994, Proc. IEEE.
[4] Shoichiro Nakamura. Applied numerical methods with software , 1991 .
[5] Rajesh Gupta,et al. Hardware Software Co-Design of Embedded Systems , 1996, VLSI Design.
[6] Mateo Valero,et al. Static locality analysis for cache management , 1997, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques.
[7] Norman P. Jouppi,et al. Reconfigurable caches and their application to media processing , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[8] Antonio Gonzalez,et al. A data cache with multiple caching strategies tuned to different types of locality , 1995, International Conference on Supercomputing.
[9] D LamMonica,et al. The cache performance and optimizations of blocked algorithms , 1991 .
[10] Michael E. Wolf,et al. The cache performance and optimizations of blocked algorithms , 1991, ASPLOS IV.
[11] Jörg Henkel,et al. A hardware/software partitioner using a dynamically determined granularity , 1997, DAC.
[12] Michael Wolfe,et al. More iteration space tiling , 1989, Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89).
[13] O. Temam,et al. Cache Awareness in Blocking Techniques , 1998 .
[14] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.