2016 IEEE Education Society Awards, 2016 Frontiers in Education Conference Awards, and Selected IEEE Awards

The IEEE Education Society, the IEEE Computer Society, and the American Society for Engineering Education Educational Research and Methods Division (ASEE ERM) sponsored the 46th Frontiers in Education (FIE) Conference in Erie, PA, USA, held October 12–15, 2016. James Sluss, President of the Society, Russell Meier, President of the ASEE ECE Division, and Elizabeth Eschenbach, Chair, FIE Steering Committee, presented awards sponsored by HP Enterprise, the FIE Conference, the Education Society of IEEE, and the ECE Division of ASEE to the 2016 recipients of these awards.

[1]  Gabriel Robins,et al.  New performance-driven FPGA routing algorithms , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Ravi Nair,et al.  Generation of performance constraints for layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Eugene Shragowitz,et al.  A global router based on a multicommodity flow model , 1987, Integr..

[4]  Ilya Ganusov,et al.  Time-borrowing platform in the Xilinx UltraScale+ family of FPGAs and MPSoCs , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[5]  Nils J. Nilsson,et al.  A Formal Basis for the Heuristic Determination of Minimum Cost Paths , 1968, IEEE Trans. Syst. Sci. Cybern..

[6]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[7]  Richard C. Li,et al.  A novel predictable segmented FPGA routing architecture , 1998, FPGA '98.

[8]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[9]  Xin-She Yang,et al.  Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.

[10]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[11]  Sachin S. Sapatnekar,et al.  Routing Congestion in VLSI Circuits - Estimation and Optimization , 2007, Series on Integrated Circuits and Systems.

[12]  Rob A. Rutenbar,et al.  Satisfiability-based layout revisited: detailed routing of complex FPGAs via search-based Boolean SAT , 1999, FPGA '99.