Efficient digital techniques for implementing a class of fast phase-locked loops (PLL's)

Circuit configurations making use of counters are described to efficiently implement controllers for time-optimal and finite-time responses in phase-locked loops (PLLs). The new PLLs, solving the responsiveness problem with conventional PLLs, require quite complicated operations, including adders and subtracters. The proposed schemes, taking advantage of normal and loadable operations of counters for these operations, provide for gate count savings of about 30%.

[1]  F. Kobayashi,et al.  A scheme of PLL with finite impulse responses , 1996 .

[2]  Michio Nakano,et al.  High- speed PLL and frequency synthesizer for low frequencies , 1984 .

[3]  A. W. Moore,et al.  Phase-locked loops for motor-speed control , 1973, IEEE Spectrum.

[4]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[5]  Jacob Tal.  Speed Control by Phase-Locked Servo Systems -- New Possibilities and Limitations , 1977, IEEE Transactions on Industrial Electronics and Control Instrumentation.