Design of Montgomery Multiplication Architecture Based on Programmable Cellular Automata
暂无分享,去创建一个
[1] John von Neumann,et al. Theory Of Self Reproducing Automata , 1967 .
[2] P. Pal Chowdhury,et al. Cellular automata based VLSI architecture for computing multiplication and inverses in GF(2/sup m/) , 1994, Proceedings of 7th International Conference on VLSI Design.
[3] Mohammed Benaissa,et al. Bit-serial multiplication in GF(2m) using irreducible all-one polynomials , 1997 .
[4] Wei-Chang Tsai,et al. Two systolic architectures for modular multiplication , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[5] Berk Sunar,et al. Low-Complexity Bit-Parallel Canonical and Normal Basis Multipliers for a Class of Finite Fields , 1998, IEEE Trans. Computers.
[6] Chang Nian Zhang,et al. A VLSI Programmable Cellular Automata Array for Multiplication in GF (2n) , 1999, PDPTA.
[7] Toshiya Itoh,et al. Structure of Parallel Multipliers for a Class of Fields GF(2^m) , 1989, Inf. Comput..
[8] Eiji Fujiwara,et al. Error-control coding for computer systems , 1989 .
[9] Gerhard Fettweis,et al. VLSI ARCHITECTURE FOR NON-SEQUENTIAL INVERSION OVER GF(2m) USING THE EUCLIDEAN ALGORITHM 2 , 1997 .
[10] Tolga Acar,et al. Analyzing and comparing Montgomery multiplication algorithms , 1996, IEEE Micro.
[11] ÇETIN K. KOÇ,et al. Montgomery Multiplication in GF(2k) , 1998, Des. Codes Cryptogr..