High-Efficiency Push–Pull Power Amplifier With High Operation Voltage

A highly efficient push-pull class D power amplifier (PA) with a high operation voltage is presented. The high voltage is realized by stacking dc biases of two push-pull amplifiers through the virtual ground point, while the radio frequency powers are series combined. The drain supply voltage is increased to 44V, which is double of the rated bias voltage (22V) of the active devices. The LDMOS PA provides an output power of 40.6dBm with a power-added efficiency (PAE) of 58.7% at 836.5MHz. Each push-pull amplifier provides 38-dBm output with a PAE of 64%

[1]  Bumman Kim,et al.  A single-chip linear CMOS power amplifier for 2.4 GHz WLAN , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Domine M. W. Leenaerts,et al.  A 2.4-GHz 0.18-/spl mu/m CMOS self-biased cascode power amplifier , 2003 .

[3]  F. Svelto,et al.  Analysis of reliability and power efficiency in cascode class-E PAs , 2006, IEEE Journal of Solid-State Circuits.

[4]  J. S. Chang,et al.  Analysis and design of power efficient class D amplifier output stages , 2000 .

[5]  P. Asbeck,et al.  Current mode class-D power amplifiers for high efficiency RF applications , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[6]  J. Schellenberg.  High-efficiency, packaged Ka-band MMIC operating at 24 volts , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).

[7]  Ali Hajimiri,et al.  A 2.4-GHz, 2.2-W, 2-V fully-integrated CMOS circular-geometry active-transformer power amplifier , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).