Interconnect and circuit modeling techniques for full-chip power supply noise analysis

This paper describes the interconnect and circuit modeling techniques to analyze the on-chip power supply noise for high-performance very large scale integration (VLSI) design. To reduce the complexity of full-chip analysis, a hierarchical power supply distribution model, which consists of a 12/spl times/12 package model, a 50/spl times/50 on-chip power bus model, and a distributed switching circuit model, is developed. This integrated chip-and-package model provides a complete analysis of the resistive IR drop, inductive delta-I noise, and the on-chip Vdd distribution. It also allows designers to identify the hot spots on the chip and optimize design variables to minimize the noise. Analysis results of our benchmark microprocessor chips will be presented to demonstrate the various applications of this methodology.

[1]  Robert F. Sechler,et al.  Design at the system level with VLSI CMOS , 1995, IBM J. Res. Dev..

[2]  B. J. Rubin,et al.  An electromagnetic approach for modeling high performance computer packages , 1990 .

[3]  David D. Ling,et al.  C3DSTAR: a 3D wiring capacitance calculator , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  Wiren D. Becker,et al.  Modeling, measurement, and simulation of simultaneous switching noise , 1996 .

[5]  M. Cases,et al.  Delta-I noise avoidance methodology for high performance chip designs [CMOS microprocessors] , 1997, Electrical Performance of Electronic Packaging.

[6]  L. F. Miller.  Controlled collapse reflow chip joining , 1969 .

[7]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[8]  Albert E. Ruehli,et al.  Inductance calculations in a complex integrated circuit environment , 1972 .

[9]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[10]  A. Ruehli,et al.  Three-dimensional inductance computations with partial element equivalent circuits , 1979 .

[11]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[12]  A. Deutsch,et al.  The importance of inductance and inductive coupling for on-chip wiring , 1997, Electrical Performance of Electronic Packaging.

[13]  J. P. Libous,et al.  Measurement, modeling, and simulation of flip-chip CMOS ASIC simultaneous switching noise on a multilayer ceramic BGA , 1997 .

[14]  Keith A. Jenkins,et al.  Design guidelines for short, medium, and long on-chip interconnections , 1996 .

[15]  Howard H. Smith,et al.  Delta-I modeling approximation for single chip modules , 1996 .