Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems

In this paper we propose a spectrum of designs for filters in multi-mode communication systems. The proposed designs lie in between generic filter to fully optimized coefficient specific filter. For each design a reconfigurable section and a static section are defined. We propose an algorithm to optimize the size of the reconfigurable section of each design independently. We also propose another algorithm that optimizes the reconfiguration time overhead for a given sequence of designs. The results of our experiments show the trade-off between area and reconfiguration delay in the design space.

[1]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[2]  Michael J. Wirthlin.  Constant Coefficient Multiplication Using Look-Up Tables , 2004, J. VLSI Signal Process..

[3]  A. Willson,et al.  A programmable FIR digital filter using CSD coefficients , 1996 .

[4]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[5]  Dirk Stroobandt,et al.  Automatic generation of run-time parameterizable configurations , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[6]  Éva Tardos,et al.  Algorithm design , 2005 .

[7]  O. Edfors,et al.  Time and frequency synchronization for OFDM using PN-sequence preambles , 1999, Gateway to 21st Century Communications Village. VTC 1999-Fall. IEEE VTS 50th Vehicular Technology Conference (Cat. No.99CH36324).

[8]  Abhijit Chatterjee,et al.  Greedy hardware optimization for linear digital circuits using number splitting and refactorization , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Gerald E. Sobelman,et al.  FPGA-based FIR filters using digit-serial arithmetic , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[10]  Elaheh Bozorgzadeh,et al.  Seamless sequence of software defined radio designs through hardware reconfigurability of FPGAs , 2008, 2008 IEEE International Conference on Computer Design.

[11]  Chong Ho Lee,et al.  A reconfigurable FIR filter design using dynamic partial reconfiguration , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Ryan Kastner,et al.  Algebraic Methods for Optimizing Constant Multiplications in Linear Systems , 2007, J. VLSI Signal Process..