Design Method for Stacked FeRAM with Oxide-Channel Transistor
暂无分享，去创建一个
[1] Shinichi Takagi,et al. On the universality of inversion-layer mobility in n- and p-channel MOSFETs , 1988, Technical Digest., International Electron Devices Meeting.
[2] E. Tokumitsu,et al. Ferroelectric-gate thin-film transistors using indium-tin-oxide channel with large charge controllability , 2005 .
[3] Watanabe Shigeyoshi,et al. Reading method of NAND type 1-transistor FeRAM with pulse input , 2009 .
[4] Shigeyoshi Watanabe,et al. Design Technology of stacked NAND type 1-transistor FeRAM , 2010 .
[5] Shigeyoshi Watanabe,et al. Study of stacked NOR type MRAM for universal memory , 2009 .
[6] Tengyu Ma,et al. Why is nonvolatile ferroelectric memory field-effect transistor still elusive? , 2002, IEEE Electron Device Letters.
[7] Y. Iwata,et al. Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.
[8] E. Tokumitsu,et al. Fabrication of Transparent Ferroelectric-Gate Thin Film Transistors with Nonvolatile Memory Operation , 2005 .