3D integration ESD protection design and analysis

A Design of Experiments (DOEs) matrix was created to evaluate probability of fails during a complex 3D integration process as a function of ESD protection level. A detailed set of pass/fail criteria based on circuit performance was established. Based on measured samples, functionality test and leakage test show circuit performance degradation and larger fail rate after chip bonding on designs without ESD protection.

[1]  Steven Thijs,et al.  ESD protection devices placed inside keep-out zone (KOZ) of through Silicon Via (TSV) in 3D stacked integrated circuits , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.

[2]  Amandine Pizzagalli,et al.  3D technology applications market trends & key challenges , 2014, 25th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2014).

[3]  Elyse Rosenbaum,et al.  ESD protection networks for 3D integrated circuits , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[4]  T. Kirihata,et al.  Process-design considerations for three dimensional memory integration , 2006, 2009 Symposium on VLSI Technology.

[5]  Katsuyuki Sakuma,et al.  An enhanced thermo-compression bonding process to address warpage in 3D integration of large die on organic substrates , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).