Heterogeneous modeling and simulation of embedded systems in El Greco

This paper describes the functional specification and verification portions of El Greco, a system for high-level, heterogeneous functional specification, efficient compiled simulation, and software and hardware implementation. Specifications in the form of dataflow graphs, hierarchical finite state machines, or a mixture, are supported. These specifications can be arbitrarily nested, as in Ptolemy [1]. When dataflow graphs are placed in a control context, the graph execution is fully controllable; its execution can be restarted or suspended and parameters can be changed. We describe system modeling and simulation generation in El Greco and compare to other approaches.

[1]  Edward A. Lee,et al.  Interaction of finite state machines and concurrency models , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[2]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[3]  Charles André.  Representation and Analysis of Reactive Behaviors: A Synchronous Approach , 2000 .

[4]  Heinrich Meyr,et al.  PCC: a modeling technique for mixed control/data flow systems , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[5]  Gérard Berry,et al.  The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..

[6]  Jean A. Peperstraete,et al.  Cycle-static dataflow , 1996, IEEE Trans. Signal Process..

[7]  Luciano Lavagno,et al.  ECL: a specification environment for system-level design , 1999, DAC '99.

[8]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[9]  Gérard Berry,et al.  The constructive semantics of pure esterel , 1996 .

[10]  S. Edwards.  Compiling Esterel into sequential code , 2000, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[11]  Gaetano Borriello,et al.  Modal processes: towards enhanced retargetability through control composition of distributed embedded systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[12]  Andrew Seawright,et al.  A system for compiling and debugging structured data processing controllers , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[13]  Dieter Hogrefe,et al.  SDL - with applications from protocol specification , 1991, BCS practitioner series.

[14]  Edward A. Lee,et al.  Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[15]  Michael von der Beeck,et al.  A Comparison of Statecharts Variants , 1994, FTRTFT.

[16]  Stan Y. Liao,et al.  An efficient implementation of reactivity for modeling hardware in the scenic design environment , 1997, DAC.