A Trace-driven Hardware-level Simulator for Design and Verification of Network-on-Chips

Traditional communications of general-purpose multi-core processor and application-specific System-on-Chip face challenges in terms of scalability and complexity. Network-on-Chip (NoC) has been the ...