Testowanie transparentne z wykorzystaniem zespołu sygnatur

[1]  Michael Nicolaidis,et al.  TRANSPARENT BIST FOR RAMS , 1992, Proceedings International Test Conference 1992.

[2]  Ireneusz Mrozek,et al.  Transparentne testowanie pamięci RAM oparte na charakterystyce adresowej , 2010 .

[3]  Erik Jan Marinissen,et al.  Challenges in embedded memory design and test , 2005, Design, Automation and Test in Europe.

[4]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[5]  Janusz Sosnowski,et al.  CPU Testability in Embedded Systems , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[6]  Bruce F. Cockburn,et al.  Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Kewal K. Saluja,et al.  A Novel Approach for Testing Memories Using a Built-In Self Testing Technique , 1986, International Test Conference.

[8]  Hans-Joachim Wunderlich,et al.  Self-adjusting output data compression: An efficient BIST technique for RAMs , 1998, Proceedings Design, Automation and Test in Europe.