Dynamically reconfigurable simulation platform for 3D NoC based on multi-FPGA
暂无分享,去创建一个
Lei Zhou | Ning Wu | Fen Ge | Jintao Zheng | Gaizhen Yan | Ning Wu | Gaizhen Yan | Fen Ge | Lei Zhou | Jintao Zheng
[1] Natalie D. Enright Jerger,et al. DART: A Programmable Architecture for NoC Simulation on FPGAs , 2014, IEEE Transactions on Computers.
[2] Junyan Tan,et al. Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).
[3] Sudeep Pasricha,et al. A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip , 2012, 2012 25th International Conference on VLSI Design.
[4] Xiaowei Li,et al. Vertical interconnects squeezing in symmetric 3D mesh Network-on-Chip , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[5] Paul Gratz,et al. AcENoCs: A Configurable HW/SW Platform for FPGA Accelerated NoC Emulation , 2011, 2011 24th Internatioal Conference on VLSI Design.
[6] An-Yeu Wu,et al. Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.
[7] Partha Pratim Pande,et al. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.
[8] Frédéric Pétrot,et al. Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.
[9] Gerard J. M. Smit,et al. Fast, Accurate and Detailed NoC Simulations , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[10] Anant Agarwal,et al. Logic emulation with virtual wires , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..