Leveraging Accelerated Simulation for Floating-Point Regression

Accelerated simulation (acceleration) platforms play a pivotal role in the verification of today's complex designs. Currently, acceleration is used with either adapted pre-silicon tools or post-silicon tools. We present a novel acceleration-only tool, which enables a fast and efficientmethodology for floatingpoint regression. We overcome the lack of test-bench in this environment through self-checking.

[1]  Yehuda Naveh,et al.  Constraint-Based Random Stimuli Generation for Hardware Verification , 2006, AI Mag..

[2]  Stephan Merz,et al.  Model Checking , 2000 .

[3]  Michael D. Moffitt,et al.  Scalable Scheduling for Hardware-Accelerated Functional Verification , 2011, ICAPS.

[4]  Sigal Asaf,et al.  FPgen-A Deep-Knowledge Test-Generator for Floating Point Verification , 2002 .

[5]  Balaram Sinharoy,et al.  Power7: IBM's Next-Generation Server Processor , 2010, IEEE Micro.

[6]  Allon Adir,et al.  Reaching Coverage Closure in Post-silicon Validation , 2010, Haifa Verification Conference.

[7]  Avi Ziv,et al.  A probabilistic alternative to regression suites , 2004, Theor. Comput. Sci..

[8]  William J. Starke.  POWER7: IBM's next generation, balanced POWER server chip , 2009, 2009 IEEE Hot Chips 21 Symposium (HCS).

[9]  Eli Singerman,et al.  Transaction based pre-to-post silicon validation , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Allon Adir,et al.  Advances in Simultaneous Multithreading Testcase Generation Methods , 2010, Haifa Verification Conference.

[11]  Sigal Asaf,et al.  FPgen - a test generation framework for datapath floating-point verification , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[12]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[13]  Wolfgang Roesner,et al.  Comprehensive Functional Verification: The Complete Industry Cycle , 2005 .

[14]  Shabtay Matalon,et al.  Building Transaction-Based Acceleration Regression Environment using Plan-Driven Verification Approach , 2007 .

[15]  Wolfgang Roesner,et al.  Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon) , 2005 .

[16]  Yehuda Naveh,et al.  Random Stimuli Generation for Functional Hardware Verification as a CP Application , 2005, CP.

[17]  Yeh-Ching Chung,et al.  Hardware/software co-designed accelerator for vector graphics applications , 2011, 2011 IEEE 9th Symposium on Application Specific Processors (SASP).

[18]  Pallab Dasgupta,et al.  Synthesis of System Verilog Assertions , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[19]  Merav Aharoni,et al.  Simulation-Based Verification of Floating-Point Division , 2011, IEEE Transactions on Computers.

[20]  Louise Trevillyan,et al.  EDA in IBM: past, present, and future , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..