Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems

A prototype design of a dual-mode convolutional/turbo code decoder for 3/sup rd/ generation wireless communication systems is proposed. By merging some similar modules exist in the convolutional code and turbo code decoder, we build one dual-mode decoder with these two functions. Besides, in order to conform to the CDMA2000 standard, the architecture can also perform as a reconfigurable Viterbi decoder. It means that our decoder meets the multi code rate and multi generator polynomial convolutional code specification. The final prototyping chip is presented with Avant! 0.35 /spl mu/m standard cell library.

[1]  Lajos Hanzo,et al.  Comparative study of turbo decoding techniques: an overview , 2000, IEEE Trans. Veh. Technol..

[2]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[3]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[4]  Claude Berrou,et al.  A low complexity soft-output Viterbi decoder architecture , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[5]  Teresa H. Y. Meng,et al.  Hybrid survivor path architectures for Viterbi decoders , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[7]  Dariush Divsalar,et al.  Soft-Output Decoding Algorithms in Iterative Decoding of Turbo Codes , 1996 .

[8]  Charng L. Lee,et al.  An Area-efficient Survivor Path Architecture For Viterbi Decoders , 1998, International 1998 Conference on Consumer Electronics.