Multiple error diagnosis based on xlists

In this paper, we present multiple error diagnosis algorithms to overcome two significant problems associated with current error diagnosis techniques targeting large circuits: their use of limited error models and a lack of solutions that scale well for multiple errors. Our solution is based on a non-enumerative analysis technique, based on logic simulation (3-valued and symbolic), for simultaneously analyzing all possible errors at sets of nodes in the circuit. Error models are introduced in order to address the "locality" aspect of error location and to identify sets of nodes that are "local" with respect to each other. Theoretical results are provided to guarantee the diagnosis of modeled errors and robust diagnosis approaches are shown to address the cases when errors do not correspond to the modeled types. Experimental results on benchmark circuits demonstrate accurate and extremely rapid location of errors of large multiplicity.

[1]  Kotaro Hirano,et al.  Rectification of Multiple Logic Design Errors in Multiple Output Circuits , 1994, 31st Design Automation Conference.

[2]  D. I. Cheng,et al.  Error Diagnosis for Transistor-Level Verification , 1994, 31st Design Automation Conference.

[3]  D. I. Cheng,et al.  ErrorTracer: a fault simulation-based approach to design error diagnosis , 1997, Proceedings International Test Conference 1997.

[4]  Irith Pomeranz,et al.  On diagnosis and correction of design errors , 1993, ICCAD.

[5]  Ibrahim N. Hajj,et al.  ACCORD : Automatic Catching and Correction of Logic Design Errors in Combinational Circuits , 1992, Proceedings International Test Conference 1992.

[6]  Melvin A. Breuer,et al.  Digital Systems Testing and Design for Testability , 1990 .

[7]  Peter C. Maxwell,et al.  Better models or better algorithms? techniques to improve fault diagnosis , 1995 .

[8]  Irith Pomeranz,et al.  On Error Correction In Macro-based Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[9]  Masahiro Tomita,et al.  An algorithm for locating logic design errors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Masahiro Fujita,et al.  Modeling the unknown! Towards model-independent fault and error diagnosis , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Liaw Heh-Tyan,et al.  Efficient automatic diagnosis of digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[12]  Sungju Park,et al.  Why is less information from logic simulation more useful in fault simulation? , 1990, Proceedings. International Test Conference 1990.

[13]  Shi-Yu Huang,et al.  Fault-simulation based design error diagnosis for sequential circuits , 1998, DAC.

[14]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[15]  Sy-Yen Kuo,et al.  Locating logic design errors via test generation and don't-care propagation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[16]  Ibrahim N. Hajj,et al.  Diagnosis and Correction of Logic Design Errors in Digital Circuits , 1993, 30th ACM/IEEE Design Automation Conference.