论文信息 - Design and Implementation of High Speed Pipeline Merge Sorter with Run Length Tuning Mechanism - 字舞流文

Design and Implementation of High Speed Pipeline Merge Sorter with Run Length Tuning Mechanism

This paper presents the design and implementation details of the pipeline merge sorter with string(run) length tuning mechanism.

Masaru Kitsuregawa | T. Suzuki | Mikio Takagi | Weikang Yang

[1] M. Kitsuregawa,et al. Architecture and performance of relational algebra machine GRACE , 1989 .

[2] H. T. Kung. The Structure of Parallel Algorithms , 1980, Adv. Comput..

[3] Stephen Todd. Algorithm and Hardware for a Merge Sort Using Multiple Processors , 1978, IBM J. Res. Dev..

[4] Hans Christoph Zeidler,et al. Data Handling and Dedicated Hardware for the Sort Problem , 1983, IWDM.

[5] Hiroto Yasuura,et al. The Parallel Enumeration Sorting Scheme for VLSI , 1982, IEEE Transactions on Computers.

[6] Yuzuru Tanaka,et al. Pipeline Searching and Sorting Modules as Components of a Data Flow Database Computer , 1980, IFIP Congress.