Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs

In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the stacking devices, and the back-gate devices serving as the intermediate node conditioning devices to provide built-in feedback mechanism for Schmitt Trigger action, thus reducing the cell transistor count/area and achieving improved static noise margin (SNM) and better tolerance to process variation and random variations. 3-D mixed-mode simulations are used to evaluate the Read static noise margin (RSNM), Write static noise margin (WSNM), hold static noise margin (HSNM), and Standby leakage of proposed cells, and results are compared with the standard 6 T cells and previously reported 10 T Schmitt Trigger sub-threshold SRAM cells. Compared with the conventional tied-gate 6 T cell, the proposed IG_ST SRAM cells demonstrate 1.81X and 2.11X higher nominal RSNM at VCS= 0.4 and 0.15 V, respectively. The cell layouts and areas are assessed based on scaled ground rules from 32 nm node, and the density advantage over previously reported 10 T Schmitt Trigger sub-threshold SRAM cells are illustrated. The cell AC performance (Read access time, Write time, and Read access time versus the number of cells per bit-line considering worst-case data pattern for bit-line leakage) and temperature dependence are evaluated, and shown to be adequate for the intended sub-threshold applications. Compared with previously reported 10 T Schmitt Trigger sub-threshold SRAM cells, the proposed cells exhibit comparable or better RSNM, higher density, and lower Standby leakage current. 3-D mixed-mode Monte Carlo simulations are performed to investigate the impacts of process variations (Leff, EOT, Wfin, and Hfin) and random variations (Gate LER and Fin LER) on RSNM, WSNM, and HSNM. Our results indicate that even at the worst corner, two of the proposed cells can provide sufficient margin of μ/σ ratio.

[1]  X. Chen,et al.  A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process , 2008, 2008 Symposium on VLSI Technology.

[2]  Mark Y. Liu,et al.  A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[4]  Kaushik Roy,et al.  Process variation tolerant SRAM array for ultra low voltage applications , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[5]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[6]  Zhichao Lu,et al.  Short-Channel Effects in Independent-Gate FinFETs , 2007, IEEE Electron Device Letters.

[7]  H. Yamauchi,et al.  A highly threshold Voltage-controllable 4T FinFET with an 8.5-nm-thick Si-fin channel , 2004, IEEE Electron Device Letters.

[8]  C. Pacha,et al.  Layout options for stability tuning of SRAM cells in multi-gate-FET technologies , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[9]  E.. Baravelli,et al.  Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.

[10]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[11]  M. Ieong,et al.  Investigation of FinFET Devices for 32nm Technologies and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[12]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[13]  Jason Liu,et al.  A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  M. Jurczak,et al.  Impact of LER and Random Dopant Fluctuations on FinFET Matching Performance , 2008, IEEE Transactions on Nanotechnology.

[15]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[16]  Shimeng Yu,et al.  The impact of line edge roughness on the stability of a FinFET SRAM , 2009 .

[17]  Ching-Te Chuang,et al.  Investigation of Cell Stability and Write Ability of FinFET Subthreshold SRAM Using Analytical SNM Model , 2010, IEEE Transactions on Electron Devices.

[18]  Mingoo Seok,et al.  Nanometer Device Scaling in Subthreshold Logic and SRAM , 2008, IEEE Transactions on Electron Devices.

[19]  Asen Asenov,et al.  Integrating intrinsic parameter fluctuation description into BSIMSOI to forecast sub-15 nm UTB SOI based 6T SRAM operation , 2006 .

[20]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .