Multiprocessor hardware: An architectural overview

The subject of multiprocessor computer systems has been discussed almost since the inception of the modern digital computer in its uniprocessor form. The motivation for multiprocessor system research and development activity arises from a consideration of one or more of the following factors: throughput flexibility extendability price/performance availability reliability fault tolerance. While any one of these factors may be the central issue, it should not be construed that these factors are disjoint. Quite the contrary, each may have a subtle, nonobvious effect on any multiprocessor system design.

[1]  Kenneth J. Thurber.  Interconnection networks - A survey and assessment , 1899 .

[2]  A. E. Slade,et al.  A cryotron catalog memory system , 1956, AIEE-IRE '56 (Eastern).

[3]  S. H. Unger,et al.  A Computer Oriented toward Spatial Problems , 1899, Proceedings of the IRE.

[4]  John Holland,et al.  A universal computer capable of executing an arbitrary number of sub-programs simultaneously , 1959, IRE-AIEE-ACM '59 (Eastern).

[5]  William Shooman.  Parallel computing with vertical data , 1960, IRE-AIEE-ACM '60 (Eastern).

[6]  Daniel L. Slotnick,et al.  The SOLOMON computer , 1962, AFIPS '62 (Fall).

[7]  C. Y. Lee.  Intercommunicating cells, basis for a distributed logic computer , 1962, AFIPS '62 (Fall).

[8]  Bruce H. McCormick,et al.  The Illinois Pattern Recognition Computer-ILLIAC III , 1963, IEEE Trans. Electron. Comput..

[9]  Jon S. Squire,et al.  Programming and design considerations of a highly parallel computer , 1963, AFIPS '63 (Spring).

[10]  Melvin E. Conway,et al.  A multiprocessor system design , 1899, AFIPS '63 (Fall).

[11]  C. Y. Lee,et al.  A content addressable distributed logic memory with applications to information retrieval , 1963 .

[12]  Frederick P. Brooks.  Recent Developments in Computer Organization , 1963 .

[13]  C. J. Munsey,et al.  A Parallel Computer Organization and Mechanizations , 1963, IEEE Trans. Electron. Comput..

[14]  R. R. Seeber,et al.  Associative logic for highly parallel systems , 1963, AFIPS '63 (Fall).

[15]  Frederick P. Brooks,et al.  Architecture of the IBM System/360 , 1964, IBM J. Res. Dev..

[16]  R. H. Fuller,et al.  An associative parallel processor with application to picture processing , 1965, AFIPS '65 (Fall, part I).

[17]  R. S. Gaines,et al.  An Improved Cell Memory , 1965, IEEE Trans. Electron. Comput..

[18]  J. A. Githens,et al.  Bulk Processing in Distributed Logic Memory , 1965, IEEE Trans. Electron. Comput..

[19]  Michael J. Flynn,et al.  Very high-speed computing systems , 1966 .

[20]  A. G. Hanlon.  Content-Addressable and Associative Memory Systems a Survey , 1966, IEEE Trans. Electron. Comput..

[21]  Donald A. Savitt,et al.  ASSOCIATION-STORING PROCESSOR STUDY. , 1966 .

[22]  John C. Murtha,et al.  Highly Parallel Information Processing Systems , 1966, Adv. Comput..

[23]  M. Lehman,et al.  A survey of problems and preliminary results concerning parallel processing and parallel processors , 1966 .

[24]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[25]  Daniel L. Slotnick.  Unconventional systems , 1967, AFIPS '67 (Spring).

[26]  R. H. Fuller.  Associative parallel processing , 1967, AFIPS '67 (Spring).

[27]  David W. Anderson,et al.  The IBM System/360 model 91: machine philosophy and instruction-handling , 1967 .

[28]  John S. Liptay,et al.  Structural Aspects of the System/360 Model 85 II: The Cache , 1968, IBM Syst. J..

[29]  Joel N. Sturman.  An Iteratively Structured General-Purpose Digital Computer , 1968, IEEE Transactions on Computers.

[30]  Harold S. Stone.  Associative processing for general purpose computers through the use of modified memories , 1968, AFIPS '68 (Fall, part II).

[31]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[32]  L. J. Koczela.  The Distributed Processor Organization , 1968, Adv. Comput..

[33]  Benjamin A. Dent,et al.  Burroughs' B6500/B7500 stack mechanism , 1968, AFIPS '68 (Spring).

[34]  E. E. Newhall,et al.  An experimental distributed switching system to handle bursty computer traffic , 1969, Symposium on Problems in the Optimization of Data Communications Systems.

[35]  G. J. Lipovski.  The Architecture of a Large Distributed Logic Associative Memory , 1969 .

[36]  William H. Kautz,et al.  Cellular Logic-in-Memory Arrays , 1969, IEEE Transactions on Computers.

[37]  Jerry D. Erwin,et al.  Interrupt processing with queued content-addressable memories , 1970, AFIPS '70 (Fall).

[38]  Martin F. Owens,et al.  Concepts and Applications of Computerized Associative Processing, Including an Associative Processing Bibliography, , 1970 .

[39]  G. Jack Lipovski,et al.  The architecture of a large associative processor , 1970, AFIPS '70 (Spring).

[40]  William R. Crowther,et al.  The interface message processor for the ARPA computer network , 1899, AFIPS '70 (Spring).

[41]  William H. Kautz.  An Augmented Content-Addressed Memory Array for Implementation With Large-Scale Integration , 1971, JACM.

[42]  Tien Chi Chen.  Unconventional superspeed computer systems , 1971, AFIPS '71 (Spring).

[43]  William R. Crowther,et al.  The terminal IMP for the ARPA computer network , 1899, AFIPS '72 (Spring).

[44]  Harry. Katzan.  Computer Organization and the System/370 , 1971 .

[45]  Willis K. King.  Design of an Associative Memory , 1971, IEEE Transactions on Computers.

[46]  Michael J. Flynn.  Shared Internal Resources in Multiprocessor , 1971, IFIP Congress.

[47]  R. L. Davis,et al.  A building block approach to multiprocessing , 1971, AFIPS '72 (Spring).

[48]  J. Minker.  An overview of associative or content addressable memory systems and a KWIC index to the literature , 1971 .

[49]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.

[50]  Barry R. Borgerson,et al.  PRIME: a modular architecture for terminal-oriented systems , 1972, AFIPS '72 (Spring).

[51]  Earl W. Reigel,et al.  The interpreter: a microprogrammable building block system , 1971, AFIPS '72 (Spring).

[52]  Boris Beizer.  The architecture and engineering of digital computer complexes , 1971 .

[53]  Jerome Fox,et al.  Proceedings of the Symposium on computer-communications networks and teletraffic, New York, N.Y., April 4-6, 1972 , 1972 .

[54]  W. Kropfl.  An experimental data block switching system , 1972 .

[55]  Michael J. Flynn,et al.  Some Computer Organizations and Their Effectiveness , 1972, IEEE Transactions on Computers.

[56]  Roland N. Ibbett.  The MU5 instruction pipeline , 1972, Comput. J..

[57]  C. H. Coker.  An experimental interconnection of computers through a loop transmission system , 1972 .

[58]  Alexander A. McKenzie,et al.  The network control center for the arpa network , 1972 .

[59]  Naftaly H. Minsky.  Rotating storage devices as partially associative memories , 1972, AFIPS '72 (Fall, part I).

[60]  G. Jack Lipovski,et al.  The architecture of a context addressed segment-sequential storage , 1972, AFIPS '72 (Fall, part II).

[61]  M.J. Flynn,et al.  Shared Resource Multiprocessing , 1972, Computer.

[62]  L. West.  Loop-Transmission Control Structures , 1972, IEEE Trans. Commun..

[63]  Kenneth J. Thurber,et al.  A systematic approach to the design of digital bussing structures , 1972, AFIPS '72 (Fall, part II).

[64]  Ahmed Sameh,et al.  The Illiac IV system , 1972 .

[65]  J. R. Pierce,et al.  Network for block switching of data , 1972 .

[66]  Gordon Bell,et al.  C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[67]  William R. Crowther,et al.  A new minicomputer/multiprocessor for the ARPA network , 1973, AFIPS National Computer Conference.

[68]  John E. Shore.  Second thoughts on parallel processing , 1973 .

[69]  Richard James Goodwin.  A Design for a Distributed-Control Multiple-Processor Computer System. , 1973 .

[70]  George A. Anderson.  Interconnecting a distributed processor system for avionics , 1973, ISCA 1973.

[71]  Samuel H. Fuller,et al.  Computer Modules: An architecture for large digital modules , 1973, ISCA 1973.

[72]  Jean-Loup Baer,et al.  A Survey of Some Theoretical Aspects of Multiprocessing , 1973, CSUR.

[73]  J. Egil Juliussen,et al.  Multiple Microprocessors with Common Main and Control Memories , 1973, IEEE Transactions on Computers.

[74]  Elliott I. Organick,et al.  Computer System Organization: The B5700/B6700 Series , 1973 .

[75]  Elliott Irving Organick,et al.  Computer system organization: The B5700/B6700 series (ACM monograph series) , 1973 .

[76]  Peter C. Patton,et al.  The Future of Parallel Processing , 1973, IEEE Transactions on Computers.

[77]  George A. Anderson.  Interconnecting a distributed processor system for avionics , 1973, ISCA '73.

[78]  Behrooz Parhami,et al.  Associative memories and processors: An overview and selected bibliography , 1973 .

[79]  Daniel P. Siewiorek.  Modularity and multi-microprocessor structures , 1974, MICRO 7.

[80]  Kenneth J. Thurber,et al.  Interconnection networks: a survey and assessment , 1974, AFIPS '74.

[81]  Kenneth E. Batcher.  STARAN parallel processor system hardware , 1974, AFIPS '74.

[82]  Philip H. Enslow,et al.  Multiprocessors and parallel processing , 1974 .

[83]  G. A. Anderson.  Multiple Match Resolvers: A New Design Method , 1974, IEEE Transactions on Computers.

[84]  E. Douglas Jensen.  A distributed function computer for real-time control , 1974, ISCA '75.

[85]  Robert Chia-Hua Chen.  Bus communications systems. , 1974 .

[86]  Abraham A. Covo,et al.  Analysis of Multiprocessor Control Organizations with Partial Program Memory Replication , 1974, IEEE Transactions on Computers.

[87]  Abrahm A. Covo,et al.  Analysis ofMultiprocessor Control Organizations with , 1974 .

[88]  Rein Turn.  Computers in the 1980s - Trends in Hardware Technology , 1974, IFIP Congress.

[89]  William R. Crowther,et al.  Pluribus: a reliable multiprocessor , 1975, AFIPS '75.

[90]  E. Douglas Jensen,et al.  Computer Interconnection Structures: Taxonomy, Characteristics, and Examples , 1975, CSUR.

[91]  Hiroshi Morita,et al.  Design considerations for a heterogeneous tightly-coupled multiprocessor system , 1975, AFIPS '75.

[92]  Jean-Loup Baer,et al.  A model of interference in a shared resource multiprocessor , 1976, ISCA.

[93]  Arthur E. Cooper,et al.  Development of On-Board Space Computer Systems , 1976, IBM J. Res. Dev..

[94]  C. V. Ramamoorthy,et al.  Pipeline Architecture , 1977, CSUR.

[95]  Andries van Dam,et al.  A multi-microprocessor implementation of a general purpose pipelined CPU , 1977, ISCA '77.

[96]  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[97]  David R. Smith,et al.  Hierarchical multiprocessor organizations , 1977, ISCA '77.

[98]  Howard Jay Siegel,et al.  The universality of various types of SIMD machine interconnection networks , 1977, ISCA '77.

[99]  Karsten Schwan,et al.  Software management of Cm*: a distributed multiprocessor , 1977, AFIPS '77.

[100]  Theodore R. Bashkow,et al.  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[101]  Richard J. Swan,et al.  The implementation of the Cm* multi-microprocessor , 1899, AFIPS '77.

[102]  Philip Enslow,et al.  Multiprocessor Organization—a Survey , 1977, CSUR.

[103]  Samuel H. Fuller,et al.  Cm*: a modular, multi-microprocessor , 1977, AFIPS '77.

[104]  Seishi Nishikawa,et al.  Interconnection unit for Poly-Processor System: Analysis and design , 1978, ISCA '78.

[105]  Barry R. Borgerson,et al.  The evolution of the Sperry Univac 1100 series: a history, analysis, and projection , 1978, CACM.

[106]  S.H. Fuller,et al.  Multi-microprocessors: An overview and working example , 1978, Proceedings of the IEEE.

[107]  J. G. Robinson,et al.  Pluribus—An operational fault-tolerant multiprocessor , 1978, Proceedings of the IEEE.

[108]  David A. Patterson,et al.  X-Tree: A tree structured multi-processor computer architecture , 1978, ISCA '78.

[109]  Roland N. Ibbett,et al.  The development of the MU5 computer system , 1978, CACM.

[110]  Gordon Bell,et al.  The evolution of the DECsystem 10 , 1978, CACM.

[111]  Andris Padegs,et al.  Architecture of the IBM system/370 , 1978, CACM.

[112]  Richard M. Russell,et al.  The CRAY-1 computer system , 1978, CACM.

[113]  Robert M. Keller,et al.  A loosely-coupled applicative multi-processing system* , 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[114]  KELLS A. ELMQUIST.  Architectural and design perspectives in a modular multi-microprocessor, the DPS-1 , 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[115]  Barry R. Borgerson,et al.  The architecture of the SPERRY UNIVAC 1100 series systems , 1979, ISCA '79.

[116]  Mamoru Maekawa.  Experimental Polyprocessor System (EPOS)—architecture , 1979, ISCA '79.

[117]  Mamoru Maekawa.  Experimental polyprocessor system (EPOS)—operating system , 1979, ISCA '79.

[118]  GEORGE R. LEWIS,et al.  The BTI 8000-Homogeneous, general-purpose multiprocessing , 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[119]  Edward P. Farrell,et al.  A concurrent computer architecture and a ring based implementation , 1979, ISCA '79.

[120]  Edward S. Davidson.  A multiple stream microprocessor prototype system: AMP-1 , 1980, ISCA '80.

[121]  Hiroshi Hagiwara,et al.  A Dynamically Microprogrammable Computer with Low-Level Parallelism , 1980, IEEE Transactions on Computers.

[122]  Robert M. Lougheed,et al.  The cytocomputer: A practical pipelined image processor , 1980, ISCA '80.

[123]  Peter M. Schwarz,et al.  Experience Using Multiprocessor Systems—A Status Report , 1980, CSUR.

[124]  Masaaki Mizuno,et al.  A high level multi-lingual multiprocessor KMP/II , 1980, ISCA '80.

[125]  Robert J. McMillen,et al.  MIMD machine communication using the augmented data manipulator network , 1980, ISCA '80.

[126]  Sudhir Ahuja,et al.  An associative/parallel processor for partial match retrieval using superimposed codes , 1980, ISCA '80.