Design synthesis and silicon compilation

An overview is given of silicon compilation, which involves translating a high-level design description into layout. Levels of compilers are differentiated, and compilation is shown as a process of synthesis coupled with physical design at each level. The major tasks involved at each level are described, and examples are given to illustrate them. A typical design system based on synthesis and silicon compilation is described.<<ETX>>

[1]  P. W. Kollaritsch,et al.  CLAY: a malleable-cell multi-cell transistor matrix approach for CMOS LAYout synthesis , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[2]  A. Richard Newton.  Symbolic Layout and Procedural Design , 1987 .

[3]  P. W. Kollaritsch,et al.  TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.

[4]  A. Weinberger.  Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[5]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[6]  Pierre G. Paulin,et al.  Force-Directed Scheduling in Automatic Data Path Synthesis , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1981 .

[8]  T. Ohtsuki,et al.  Recent advances in VLSI layout , 1990, Proc. IEEE.

[9]  Yu-Chin Hsu,et al.  LiB: a cell layout generator , 1991, DAC '90.

[10]  Daniel Gajski,et al.  Chippe: a system for constraint driven behavioral synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Daniel Gajski,et al.  LES: a layout expert system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  T. Ohtsuki,et al.  Recent Advances in VLSl Layout , 1990 .

[13]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[14]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[15]  Giovanni De Micheli.  Guest Editorial: High-Level Synthesis of Digital Circuits , 1990, IEEE Des. Test Comput..

[16]  David Lawrence Johannsen.  Silicon compilation , 1989 .

[17]  M.C. McFarland.  Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.

[18]  Daniel Gajski,et al.  Design Tools for Intelligent Silicon Compilation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.