Cycle-Accurate and Cycle-Reproducible Debugging of Embedded Designs Using Artificial Intelligence
暂无分享,去创建一个
This research work presents an intrusive methodology for debugging of embedded designs by using artificial intelligence technique. In this methodology, a cycle-accurate lossless debugging system with unlimited trace window can be used for debugging. Visibility of the embedded hardware is enhanced by an access network which also eliminates the need for frequent re-synthesis due to change in signal set. The controlling processor can configure the required network through software. A connectivity tool is developed which permits error-free connection of the DUT with the debugging system by using IP-XACT files. A correspondence analysis between the debugging results of the implemented hardware and its simulation results can be performed to speed up the debugging process. The debugging system can be partially reconfigured to any embedded design at runtime which can not only reduce the time spent on iterative place and route process of traditional debugging solutions but also makes the FPGA resources available to the user when debugging is not required
[1] Chung-Yang Huang,et al. SoC HW/SW verification and validation , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[2] Michael Kantrowitz,et al. I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor , 1996, DAC '96.
[3] Diana Göhringer,et al. An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors , 2018, ARC.