Optimization and scaling of CMOS-bipolar drivers for VLSI interconnects

In this paper, rules are presented for the optimized design of CMOS-bipolar drivers for large capacitive loads typical of VLSI interconnects. Simulations and closed-form solutions show that the n-p-n bipolar transistors have to be operated in the high-level injection mode, and that their sizes have to be tailored to the two-thirds power of the load, and it scales with the two-thirds power of the base width of the n-p-n transistor and with the one-third power of the channel length of the MOS transistor. For comparison, the CMOS cascade with a tailored second stage is shown to have competitive potential at the expense of an area being approximately 2.5 times larger than that of a CMOS-bipolar stage.

[1]  Hung Chang Lin,et al.  Complementary MOS—Bipolar transistor structure , 1969 .

[2]  J. Meindl,et al.  Optimal interconnect circuits for VLSI , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  B. Hoefflinger,et al.  Output characteristics of short-channel field-effect transistors , 1981, IEEE Transactions on Electron Devices.

[4]  B. Hoefflinger,et al.  A fully implanted NMOS, CMOS, bipolar technology for VLSI of analog-digital systems , 1979, IEEE Journal of Solid-State Circuits.

[5]  F. Walczyk,et al.  A merged CMOS/bipolar VLSI process , 1983, 1983 International Electron Devices Meeting.

[6]  T. Ikeda,et al.  Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.

[7]  B. Hoefflinger,et al.  A Three-Dimensional-CMOS Design Methodology , 1983, ESSCIRC '83: Ninth European Solid-State Circuits Conference.

[8]  A.R. Alvarez,et al.  2 Micron merged bipolar-CMOS technology , 1984, 1984 International Electron Devices Meeting.