An ASIC chip with pipeline ADCs for CCD sensor imaging system

Abstract This paper introduces the design of an application specific integrated circuit (ASIC). It will conduct the image processing for photoelectric image sensor charge coupled device (CCD). The ASIC can convert the analog signal of CCD into a suitable digital signal, which is used as the input for the next stage. To realize the ASIC, a two-channel analog to digital converter (ADC) with the speed of 40 MS/s-100 MS/s and a low voltage differential signaling (LVDS) has been proposed. In the ASIC, the correlated double sampling (CDS) has been integrated into the programmable gain amplifier (PGA). A novel CDS circuit is employed to reduce the amplifier gain error. The unique design reduces the size of ASIC by sharing the same operational amplifier (OPA) block. In the low sampling rate of 40 MHz, the spurious-free dynamic range (SFDR) is larger than 91 dB, and the signal-to-noise-ratio (SNR) is more than 79 dB. In the high sampling rate of 100 MHz, the ADC achieved a high SFDR of 92.2 dB and SNR of 81.47 dB. With a 0.13-μm 1P-6M CMOS process, the ASIC only occupies on the die with a size of 21.16 mm2. With the power supply of 3.3 V and 1.8 V, the power consumption is as low as 405 mW. By using the ASIC with the specially designed ADC, the saturated output image reaches a high SNR of 52.2 dB.

[1]  Paul Hickson,et al.  Time-delay integration CCD read-out technique: image deformation , 1992 .

[2]  Ying Zhu,et al.  Image Mosaicking Approach for a Double-Camera System in the GaoFen2 Optical Remote Sensing Satellite Based on the Big Virtual Camera , 2017, Sensors.

[3]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[4]  Sangsik Park,et al.  A high-sensitivity CCD image sensor using source follower circuit with actively controlled gain characteristics , 2002 .

[5]  Zhihua Wang,et al.  A high-speed analog front-end circuit used in a 12bit 1GSps pipeline ADC , 2015, 2015 IEEE 11th International Conference on ASIC (ASICON).

[6]  Michael P. Flynn,et al.  A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers , 2015, IEEE Journal of Solid-State Circuits.

[7]  Euncheol Choi,et al.  Smear removal algorithm using the optical black region for CCD imaging sensors , 2009, IEEE Transactions on Consumer Electronics.

[8]  Bo Wang,et al.  Improved Line Tracing Methods for Removal of Bad Streaks Noise in CCD Line Array Image—A Case Study with GF-1 Images , 2017, Sensors.

[9]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.

[10]  G. E. Smith,et al.  Charge coupled semiconductor devices , 1970, Bell Syst. Tech. J..

[11]  Erik Sall.  A 1.8 V 10-bit 80 MS/s low power track-and-hold circuit in a 0.18 /spl mu/m CMOS process , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Akira Matsuzawa,et al.  An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers , 2015, IEEE Journal of Solid-State Circuits.

[13]  Melik Yazici,et al.  A new digital readout integrated circuit (DROIC) with pixel parallel A/D conversion and reduced quantization noise , 2014 .

[14]  H.-P. Roser,et al.  Use of a wide angle CCD line camera for BRDF measurements , 2000 .

[15]  Frank M. L. van der Goes,et al.  A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC Calibration , 2015, IEEE Journal of Solid-State Circuits.

[16]  Massimo Gottardi.  A CMOS/CCD image sensor for 2D real time motion estimation , 1995 .

[17]  Yao Yuan,et al.  A fine image motion compensation method for the panoramic TDI CCD camera in remote sensing applications , 2013 .

[18]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[19]  Andreas Demosthenous,et al.  Wideband Fully-Programmable Dual-Mode CMOS Analogue Front-End for Electrical Impedance Spectroscopy , 2016, Sensors.

[20]  S. Hamami,et al.  CMOS image sensor employing 3.3 V 12 bit 6.3 MS/s pipelined ADC , 2007 .

[21]  Tao Wang,et al.  A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.