An improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design

A novel algorithm, named SeqMapII, of technology mapping with retiming for optimal clock period for K-LUT based FPGAs was recently proposed by P. Pan and C.L. Liu (1996). The time complexity of their algorithm, however, is O(K/sup 3/n/sup 4/ log(Kn/sup 2/) log n) for sequential circuits with n gates, which is too high for medium and large size designs in practice. In this paper, we present three strategies to improve the performance of that approach:(1) efficient label update with single K-cut computation based on the monotone property of labels that we showed for sequential circuits, (2) a novel approach for the K-cut computation in partial flow networks, which are much smaller in practice, (3) SCC (strongly connected component) partition to further speedup the algorithm. In practice, our algorithm works in O(Kn/sup 3/logn) time and O(Kn) space according to our experimental results. It is 2/spl times/10/sup 4/ times faster than SeqMapII-opt for computing optimal solutions and 2 times faster than SeqMapII-heu which uses very small expanded circuits as a heuristic.

[1]  Jason Cong,et al.  Combinational logic synthesis for LUT based field programmable gate arrays , 1996, TODE.

[2]  Nozomu Togawa,et al.  Maple: A Simultaneous Technology Mapping, Placement, And Global Routing Algorithm For Field-programmable Gate Arrays , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[3]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[4]  C. L. Liu,et al.  Technology Mapping of Sequential Circuits for LUT-Based FPGAs for Performance , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[5]  Robert K. Brayton,et al.  Performance directed synthesis for table look up programmable gate arrays , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[6]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[7]  Jason Cong,et al.  Simultaneous Depth and Area Minimization in LUT-based FPGA Mapping , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[8]  Jason Cong,et al.  DAG-Map: graph-based FPGA technology mapping for delay optimization , 1992, IEEE Design & Test of Computers.

[9]  Rajeev Murgai,et al.  Improved logic synthesis algorithms for table look up architectures , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[10]  Jonathan Rose,et al.  Chortle-crf: fast technology mapping for lookup table-based FPGAs , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Jason Cong,et al.  Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design , 1996, DAC '96.

[12]  CongJason,et al.  Combinational logic synthesis for LUT based field programmable gate arrays , 1996 .

[13]  J. Cong,et al.  Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design , 1996, 33rd Design Automation Conference Proceedings, 1996.

[14]  Jason Cong,et al.  RASP: A General Logic Synthesis System for SRAM-Based FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[15]  Robert K. Brayton,et al.  Sequential Synthesis for Table Look Up Programmable Gate Arrays , 1993, 30th ACM/IEEE Design Automation Conference.

[16]  Martine D. F. Schlag,et al.  Routability-driven technology mapping for lookup table-based FPGA's , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Jason Cong,et al.  On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping , 1993, 30th ACM/IEEE Design Automation Conference.

[18]  Robert K. Brayton,et al.  Computing the initial states of retimed circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Charles E. Leiserson,et al.  Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .

[21]  Wolfgang Rosenstiel,et al.  Technology mapping for sequential circuits based on retiming techniques , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[22]  Jonathan Rose,et al.  Technology mapping of lookup table-based FPGAs for performance , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[23]  C. L. Liu,et al.  Optimal clock period FPGA technology mapping for sequential circuits , 1996, DAC '96.

[24]  Jonathan Rose,et al.  Chortle: a technology mapping program for lookup table-based field programmable gate arrays , 1990, 27th ACM/IEEE Design Automation Conference.

[25]  Narendra Shenoy,et al.  Eecient Implementation of Retiming , 1994 .

[26]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..