Exploring Linear Structures of Critical Path Delay Faults to Reduce Test Efforts
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Delay fault coverage, test set size, and performance trade-offs , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Kwang-Ting Cheng,et al. Critical path selection for delay fault testing based upon a statistical timing model , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Andrzej J. Strojwas,et al. A Unified Approach for Timing Verification and Delay Fault Testing , 1997 .
[4] Janak H. Patel,et al. Bounding circuit delay by testing a very small subset of paths , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[5] Sudhakar M. Reddy,et al. Fast Identification of Robust Dependent Path Delay Faults , 1995, 32nd Design Automation Conference.
[6] Ramesh C. Tekumalla,et al. Test generation for primitive path delay faults in combinational circuits , 1997, ICCAD 1997.
[7] Kwang-Ting Cheng,et al. Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] John J. Shedletsky,et al. An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.
[9] Andrzej J. Strojwas,et al. Primitive path delay fault identification , 1997, Proceedings Tenth International Conference on VLSI Design.
[10] Kwang-Ting Cheng,et al. Identification and test generation for primitive faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[11] Michael H. Schulz,et al. DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..