Soc device verification model using memory interface

PURPOSE: An SoC device verification model using memory interface is provided to interlink the IP of the SoC device model and external IP verification model using common interface. CONSTITUTION: An SoC device model(310) comprises IP and memory controller. An external internet protocol verification model(320) effects an inspection of evidence IP included according to the command received from the SoC device model in the SoC device model. A bus selection model(330) selects the external IP verification model or external memory(340) in response to the memory control signal inputted from the memory controller of the SoC device mode.