On Minimization of Peak Power during SoC Test