Class 3 HBM and class M4 MM ESD protected 5.5 GHz LNA in 90 nm RFCMOS using above-IC inductor

A 5.5 GHz LNA implemented in 90 nm RF CMOS process is protected against ESD stress using Above-IC inductors implemented as `Plug and Play', which have very high Q values (40 for 3 nH) compared to BEOL inductors (7 for 3 nH in 5 LM). The RF pin of this LNA withstands an ESD stress above 6 kV HBM and 1 kV MM, the highest ESD robustness value reported ever in a similar circuit. The LNA features a 16 dB power gain, 2.5 dB noise figure while consuming only 2.4 mW, highlighting that high ESD robustness and good RF performance can be achieved simultaneously.

[1]  Ming-Dou Ker,et al.  ESD protection design for giga-Hz RF CMOS LNA with novel impedance-isolation technique , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Elyse Rosenbaum,et al.  Comprehensive ESD protection for RF inputs , 2005, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  E. Beyne,et al.  Wafer-level packaging technology for high-Q on-chip inductors and transmission lines , 2004, IEEE Transactions on Microwave Theory and Techniques.

[4]  E. Beyne,et al.  Thin-film as enabling passive integration technology for RF SoC and SiP , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  R.M.D.A. Velghe,et al.  Diode network used as ESD protection in RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  B. Kleveland,et al.  Distributed ESD protection for high-speed integrated circuits , 2000, IEEE Electron Device Letters.

[7]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  M. Steyaert,et al.  RF-ESD design and measurement of CMOS LNAs: a comparison between diode and inductive protection , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[9]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[10]  P. Wambacq,et al.  ESD protection for a 5.5 GHz LNA in 90 nm RF CMOS — Implementation concepts, constraints and solutions , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  P. Wambacq,et al.  An integrated 5 GHz low-noise amplifier with 5.5 kV HBM ESD protection in 90 nm RF CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[12]  M. Mergens,et al.  Diode-triggered SCR (DTSCR) for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides , 2003, IEEE International Electron Devices Meeting 2003.

[13]  P. Wambacq,et al.  Co-design methodology to provide high ESD protection levels in the advanced RF circuits , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.