论文信息 - Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors

Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors

A small area, wide dynamic range, four quadrant analogue CMOS multiplier is presented, based on capacitively coupled dual-gate (CCDG) MOSFETs. Models are developed, and the multiplier is simulated with these models. The properties and advantages of the CCDG MOSFET in multipliers are shown, also by comparison with an existing multiplier.

Trudi-Heleen Joubert | J. F. Schoeman

[1] James J. Clark,et al. A four-quadrant CMOS analog multiplier for analog neural networks , 1994, IEEE J. Solid State Circuits.

[2] Peter R. Kinget,et al. A programmable analog cellular neural network CMOS chip for high speed image processing , 1995, IEEE J. Solid State Circuits.

[3] R.M. Barsan. Subthreshold current of dual-gate MOSFET's , 1982, IEEE Transactions on Electron Devices.

[4] Steady-state modeling of resistive-gate MOSFETs , 1993 .