论文信息 - A 14nm FinFET transistor-level 3D partitioning design to enable high-performance and low-cost monolithic 3D IC

A 14nm FinFET transistor-level 3D partitioning design to enable high-performance and low-cost monolithic 3D IC

Monolithic 3D IC (M3D) shows degradation in performance compared to 2D IC due to the restricted thermal budget during fabrication of sequential device layers. A transistor-level (TR-L) partitioning design is used in M3D to mitigate this degradation. Silicon validated 14nm FinFET data and models are used in a device-to-system evaluation to compare the TR-L partitioned M3D's (TR-L M3D) performance against the conventional gate-level (G-L) partitioned M3D's performance as well as standard 2D IC. Extensive cell-level and system-level evaluation, including various device and interconnect process options, shows that the TR-L M3D provides up to 20% improved performance while still maintaining around 30% power saving compared to standard 2D IC. Additionally, the TR-L partitioning design enables M3D with a simplified process flow that leads to 23% lower cost compared to that of G-L partitioning scheme.

[1] Satoshi Shimada,et al. Analysis on yield of integrated circuits and a new expression for the yield , 1972 .

[2] Sung Kyu Lim,et al. How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions , 2016, ISLPED.

[3] P. Batude,et al. Low temperature FDSOI devices, a key enabling technology for 3D sequential integration , 2013, 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[4] Thomas Ernst,et al. 3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5] Ren-Chuen Chen,et al. A quantum corrected energy-transport model for nanoscale semiconductor devices , 2005 .

[6] Gerald Cibrario,et al. A comprehensive study of Monolithic 3D cell on cell design using commercial 2D tool , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7] Sung Kyu Lim,et al. Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).