A PLL based 12GHz LO generator with digital phase control in 90nm CMOS

A 12 GHz PLL with digital output phase control has been implemented in a 90 nm CMOS process. It is intended for LO signal generation in integrated phased array transceivers. Locally placed PLLs eliminate the need of long high frequency LO routing to each transceiver in a phased array circuit. Routing losses are thereby reduced and design of integrated phased array transceivers become more modular. A chip was manufactured, featuring two separate fully integrated PLLs operating at 12 GHz, with a common 1.5 GHz reference. The chip, including pads, measures 1050 × 700 ¿m2. Each PLL consumes 15 mA from a 1.2 V supply, with a typical measured phase noise of -110 dBc/Hz at 1 MHz offset. The phase control range exceeds 360°.

[1]  H.T. Friis,et al.  A Note on a Simple Transmission Formula , 1946, Proceedings of the IRE.

[2]  Sheng-Fuh Chang,et al.  A 25 GHz CMOS phased array receiver front-end based on subsector beam steering technique , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[3]  Chung-Yu Wu,et al.  A 1.5-V 3~10-GHz 0.18-μm CMOS frequency synthesizer for MB-OFDM UWB applications , 2008, IMS 2008.

[4]  Hossein Hashemi,et al.  Integrated Phased Array Systems in Silicon , 2005, Proceedings of the IEEE.

[5]  S Sarkar,et al.  A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS , 2010, IEEE Microwave and Wireless Components Letters.

[6]  Marcel A. Kossel,et al.  Design and phase noise analysis of a multiphase 6 to 11 GHz PLL , 2009, 2009 Proceedings of ESSCIRC.

[7]  Gabriel M. Rebeiz,et al.  A 22–24 GHz 4-Element CMOS Phased Array With On-Chip Coupling Characterization , 2008, IEEE Journal of Solid-State Circuits.

[8]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  H. Samueli,et al.  A digital adaptive beamforming QAM demodulator IC for high bit-rate wireless communications , 1998 .

[10]  Sheng-Fuh Chang,et al.  A 24-GHz CMOS Butler Matrix MMIC for multi-beam smart antenna systems , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[11]  William F. Egan,et al.  Frequency synthesis by phase lock , 1981 .

[12]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[13]  Yves Rolain,et al.  A 52GHz Phased-Array Receiver Front-End in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  G. Rebeiz,et al.  Silicon RFICs for phased arrays , 2009, IEEE Microwave Magazine.

[15]  Andreas Axholt,et al.  A 24-GHz 90-nm CMOS beamforming receiver front-end with analog baseband phase rotation , 2010, 2010 Proceedings of ESSCIRC.

[16]  P. Wambacq,et al.  A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[17]  Padmanava Sen,et al.  Integrated CMOS mm-wave phase shifters for single chip portable radar , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[18]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[19]  H. Sjoland,et al.  A 90 nm CMOS 10 GHz beam forming transmitter , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..

[20]  Tsung-Hsien Lin,et al.  An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL , 2007, IEEE Journal of Solid-State Circuits.

[21]  Wei-Zen Chen,et al.  A 7.1mW 10GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Paul V. Brennan,et al.  Phased array beam steering using phase-locked loops , 1990 .

[23]  Dean Banerjee,et al.  Pll Performance, Simulation, and Design , 2003 .