A Novel Charge Pump with Low Current for Low-Power Delay-Locked Loops

In this paper, a new charge pump circuit for reducing charge and discharge currents with low power consumption is proposed. Using 1.8 V supply voltage, this proposed charge pump generates maximum 19.9 $$\upmu $$μA current. This charge pump is designed and simulated in TSMC 0.18 $$\upmu $$μm CMOS technology in order to be used in a delay-locked loop. One of the benefits of this circuit is its capability to be applied in a wide frequency range from 50 to 800 MHz with power consumption range of 410–740 $$\upmu $$μW. The proposed charge pump exploits feedback loop in order to achieve suitable current matching and also has a good characteristics in high frequencies.

[1]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Mohammad Gholami,et al.  A Novel Low Power Architecture for DLL-Based Frequency Synthesizers , 2013, Circuits Syst. Signal Process..

[3]  Mohammad Gholami,et al.  A new fast-lock, low-jitter, and all-digital frequency synthesizer for DVB-T receivers , 2015, Int. J. Circuit Theory Appl..

[4]  Mohammad Gholami,et al.  A wide frequency range delay line for fast-locking and low power delay-locked-loops , 2017 .

[5]  Li Zhiqun,et al.  A Charge Pump Design for Low-Spur PLL , 2007 .

[6]  Shin-Il Lim,et al.  Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .

[7]  Cheng Jia.  A Delay-Locked Loop for Multiple Clock Phases/Delays Generation , 2005 .

[8]  Tsutomu Yoshimura,et al.  Analysis of Pull-in Range Limit by Charge Pump Mismatch in a Linear Phase-Locked Loop , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Frank Ellinger,et al.  High swing PLL charge pump with current mismatch reduction , 2014 .

[10]  Zhiqun Li,et al.  A novel CMOS Charge Pump with high performance for phase-locked loops synthesizer , 2011, 2011 IEEE 13th International Conference on Communication Technology.

[11]  Mohammad Gholami.  Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Gyung-Su Byun,et al.  Near-threshold charge pump circuit using dual feedback loop , 2013 .

[13]  Deukhyoun Heo,et al.  PLL charge pump with adaptive body-bias compensation for minimum current variation , 2012 .

[14]  Liter Siek,et al.  Design of a High Performance Charge Pump Circuit for Low Voltage Phase-locked Loops , 2007, 2007 International Symposium on Integrated Circuits.

[15]  Ching-Che Chung,et al.  A wide-range all-digital delay-locked loop in 65nm CMOS technology , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.