Architecture and design of AlphaServer GS320
暂无分享,去创建一个
[1] John L. Hennessy,et al. The Future of Systems Research , 1999, Computer.
[2] Luiz André Barroso,et al. Impact of chip-level integration on performance of OLTP workloads , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[3] Yehuda Afek,et al. A lazy cache algorithm , 1989, SPAA '89.
[4] M. Rosenblum,et al. Hardware Fault Containment In Scalable Shared-memory Multiprocessors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[5] Anoop Gupta,et al. Operating system support for improving data locality on CC-NUMA compute servers , 1996, ASPLOS VII.
[6] Michel Dubois,et al. Delayed consistency and its effects on the miss rate of parallel programs , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).
[7] Erik Hagersten,et al. WildFire: a scalable path for SMPs , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.
[8] Kourosh Gharachorloo,et al. Towards transparent and efficient software distributed shared memory , 1997, SOSP.
[9] Luiz André Barroso,et al. Piranha: a scalable architecture based on single-chip multiprocessing , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[10] Scott Devine,et al. Disco: running commodity operating systems on scalable multiprocessors , 1997, TOCS.
[11] D. Lenoski,et al. The SGI Origin: A ccnuma Highly Scalable Server , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[12] Anoop Gupta,et al. The directory-based cache coherence protocol for the DASH multiprocessor , 1990, ISCA '90.
[13] John S. Keen,et al. Measuring Memory Hierarchy Performance of Cache-Coherent Multiprocessors Using Micro Benchmarks , 1997, ACM/IEEE SC 1997 Conference (SC'97).
[14] Joel Emer. Relaxing Constraints: Thoughts on the Evolution of Computer Architecture , 2000, HPCA 2000.
[15] David A. Wood,et al. Multicast snooping: a new coherence method using a multicast address network , 1999, ISCA.
[16] T. N. Vijaykumar,et al. Is SC + ILP = RC? , 1999, ISCA.
[17] Richard E. Kessler,et al. The Alpha 21264 microprocessor , 1999, IEEE Micro.
[18] Kourosh Gharachorloo,et al. Design and performance of the Shasta distributed shared memory protocol , 1997, ICS '97.
[19] Leslie Lamport,et al. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs , 2016, IEEE Transactions on Computers.
[20] Kunle Olukotun,et al. A Single-Chip Multiprocessor , 1997, Computer.
[21] Anoop Gupta,et al. The Stanford FLASH Multiprocessor , 1994, ISCA.
[22] Qiang Li,et al. The Scalable Coherent Interface (SCI) , 1996, IEEE Commun. Mag..
[23] Richard L. Sites,et al. Alpha Architecture Reference Manual , 1995 .
[24] Yehuda Afek,et al. Lazy caching , 1993, TOPL.
[25] Luiz André Barroso,et al. Memory system characterization of commercial workloads , 1998, ISCA.
[26] Kourosh Gharachorloo,et al. Shasta: a low overhead, software-only approach for supporting fine-grain shared memory , 1996, ASPLOS VII.
[27] Erik Hagersten,et al. Race-free interconnection networks and multiprocessor consistency , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.
[28] Alan E. Charlesworth,et al. Starfire: extending the SMP envelope , 1998, IEEE Micro.
[29] Scott Devine,et al. Disco: running commodity operating systems on scalable multiprocessors , 1997, SOSP.
[30] Kourosh Gharachorloo,et al. Memory consistency models for shared-memory multiprocessors , 1995 .
[31] Paul Feautrier,et al. A New Solution to Coherence Problems in Multicache Systems , 1978, IEEE Transactions on Computers.
[32] Anoop Gupta,et al. Two Techniques to Enhance the Performance of Memory Consistency Models , 1991, ICPP.