The P1149.4 Mixed Signal Test Bus: costs and benefits

This paper summarizes key elements of the proposed IEEE P1149.4 Mixed-Signal Test Bus Standard, examines costs and benefits in detail, and includes specific circuit examples. The significant costs are silicon area and pins. Benefits include test cost reduction, diagnosability, and unique capabilities. Changes proposed since ITC'93 and areas of controversy are noted for this un-released standard.

[1]  Stephen K. Sunter.  A low cost 100 MHz analog test bus , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[2]  A. D. Cron.  IEEE-1149.1 use in design for verification and testability at Texas Instruments , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[3]  Ramaswami Dandapani,et al.  Structure and metrology for a single-wire analog testability bus , 1994, Proceedings., International Test Conference.

[4]  João Canas Ferreira,et al.  Control and observation of analog nodes in mixed-signal boards , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Stig Oresjo,et al.  Structure and metrology for an analog testability bus , 1993, Proceedings of IEEE International Test Conference - (ITC).

[6]  Rodham E. Tulloss,et al.  Towards a test standard for board and system level mixed-signal interconnects , 1993, Proceedings of IEEE International Test Conference - (ITC).

[7]  Richard Hulse.  A mixed signal analog test bus framework , 1992, Proceedings International Test Conference 1992.