论文信息 - Algebraic error detection: a new approach to concurrent error detection in arithmetic circuits

Algebraic error detection: a new approach to concurrent error detection in arithmetic circuits

We present a novel and extremely simple technique for performing concurrent error detection in arithmetic circuits such as those used in Digital Signal Processing (DSP). Our approach, called Algebraic Error Detection, employs the well known concept of time redundancy, but exploits the algebraic properties of the number representation used within the circuit to permit errors to be detected. Within certain constraints, our approach appears to be capable of detecting all errors caused by single stuck-at faults, both permanent and transient, as well as many multiple faults, and may also be applicable to existing DSP chips. We also describe two hardware systems developed to demonstrate the idea.

R. A. Evans

[1] Gernot Metze,et al. Fault Detection Capabilities of Alternating Logic , 1978, IEEE Transactions on Computers.

[2] Radar Establishment. Bit-Level Systolic Architectures for High Performance IIR Filtering , 1989 .

[3] Roger Woods,et al. Programmable high-performance IIR filter chip , 1995 .

[4] Janak H. Patel,et al. Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[5] Barry W. Johnson,et al. Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder , 1988 .

[6] E. E. Swartzlander,et al. Concurrent error detection in ALUs by recomputing with rotated operands , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.