A high precision write/read circuits for memristors using digital input/output interfaces

Abstract In this paper, high precision write and read circuits for memristors are proposed. The proposed write circuit utilizes a DC voltage provided by a Digital-to-Analog Converter (DAC) to tune the memristor to a specific memristance. A feedback link is connected to read the final memristance, and determine the required decision of switching the memristance to a lower or a higher memristance value. An Analog-to-Digital Converter (ADC) is used in the read circuit to convert the read voltage to a digital word. Simulations are carried out to test the proposed write and read circuits. Industrial hardware-calibrated TSMC 130 ​nm CMOS technology models are used in Cadence Spectre environment simulation tool throughout all the simulations.

[1]  Leon O. Chua,et al.  Memristor oscillators , 2008, Int. J. Bifurc. Chaos.

[2]  Sherif M. Abuelenin,et al.  Quantitative Analysis of Memristance Defined Exponential Model for Multi-bits Titanium Dioxide Memristor Memory Cell , 2016 .

[3]  Sherif M. Abuelenin,et al.  An accurate memristor model based on a novel definition of memristance , 2016, 2016 28th International Conference on Microelectronics (ICM).

[4]  Toshikazu Sekine,et al.  A low-power sense amplifier for adiabatic memory using memristor , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Wang Guangyi,et al.  Dynamical Behaviors of a TiO2 Memristor Oscillator , 2013 .

[6]  Hassan Mostafa,et al.  Yield optimization of spintronic memristor-based memory arrays , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[7]  Alessandro Calderoni,et al.  Voltage-Controlled Cycling Endurance of HfOx-Based Resistive-Switching Memory , 2015, IEEE Transactions on Electron Devices.

[8]  D. Ielmini,et al.  Variability and cycling endurance in nanoscale resistive switching memory , 2015, 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO).

[9]  Hassan Mostafa,et al.  A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  A. G. Radwan,et al.  Time domain oscillating poles: Stability redefined in Memristor based Wien-oscillators , 2010, 2010 International Conference on Microelectronics.

[11]  Khaled N. Salama,et al.  Memristor-based reactance-less oscillator , 2011 .

[12]  Hassan Mostafa,et al.  Design considerations/insights for memristor-based memory arrays , 2014, 2014 International Conference on Engineering and Technology (ICET).

[13]  Meng-Fan Chang,et al.  A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time , 2012, 2012 IEEE International Solid-State Circuits Conference.

[14]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[15]  Pinaki Mazumder,et al.  CMOS and Memristor-Based Neural Network Design for Position Detection , 2012, Proceedings of the IEEE.

[16]  Hassan Mostafa,et al.  Area-efficient read/write circuit for spintronic memristor based memories , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[17]  Jacques-Olivier Klein,et al.  Robust neural logic block (NLB) based on memristor crossbar array , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[18]  Kyungmin Kim,et al.  Memristor Applications for Programmable Analog ICs , 2011, IEEE Transactions on Nanotechnology.

[19]  .M Savitha,et al.  14 -bit Low Power Successive Approximation ADC using Two Step Split Capacitive array DAC with multiplexer switching. , 2018, 2018 Second International Conference on Advances in Electronics, Computers and Communications (ICAECC).

[20]  Hamid R. Zarandi,et al.  A Low-Cost Soft Error Tolerant Read Circuit for Single/Multi-Level Cross-Point RRAM Arrays , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[21]  Hyongsuk Kim,et al.  Memristor-based multilevel memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[22]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Hassan Mostafa,et al.  Yield maximization of TiO2>/sub> memristor-based memory arrays , 2014, 2014 26th International Conference on Microelectronics (ICM).

[24]  Matthew D. Pickett,et al.  CMOS interface circuits for reading and writing memristor crossbar array , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[25]  R. Williams,et al.  How We Found The Missing Memristor , 2008, IEEE Spectrum.

[26]  Zheng Fang,et al.  Endurance Degradation in Metal Oxide-Based Resistive Memory Induced by Oxygen Ion Loss Effect , 2013, IEEE Electron Device Letters.

[27]  H. Iu,et al.  Memcapacitor model and its application in chaotic oscillator with memristor. , 2017, Chaos.

[28]  Kyeong-Sik Min,et al.  New pulse amplitude modulation for fine tuning of memristor synapses , 2016, Microelectron. J..

[29]  Yehia Massoud,et al.  Differential pair sense amplifier for a robust reading scheme for memristor-based memories , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[30]  Kwang-Hyun Baek,et al.  Energy-efficient spread second capacitor capacitive-DAC for SAR ADCs , 2016, 2016 International SoC Design Conference (ISOCC).

[31]  X. T. Zhang,et al.  Flexible Resistive Switching Memory Device Based on Amorphous InGaZnO Film With Excellent Mechanical Endurance , 2011, IEEE Electron Device Letters.

[32]  K.N. Salama,et al.  Non linear dynamics of memristor based 3rd order oscillatory system , 2012, Microelectron. J..

[33]  L. Chua.  Memristor-The missing circuit element , 1971 .

[34]  Y. H. Wu,et al.  Long-Endurance Nanocrystal $\hbox{TiO}_{2}$ Resistive Memory Using a TaON Buffer Layer , 2011, IEEE Electron Device Letters.

[35]  Dietmar Fey,et al.  Using the multi-bit feature of memristors for register files in signed-digit arithmetic units , 2014 .

[36]  Quan Yin,et al.  Passivity analysis for memristor-based recurrent neural networks with discrete and distributed delays , 2015, Neural Networks.

[37]  Sung-Mo Steve Kang,et al.  Memristor-based ternary content addressable memory (mTCAM) for data-intensive computing , 2014 .

[38]  Khaled N. Salama,et al.  Improved memristor-based relaxation oscillator , 2013, Microelectron. J..

[39]  J. Yang,et al.  Feedback write scheme for memristive switching devices , 2011 .

[40]  Rainer Waser,et al.  Nanobattery Effect in RRAMs—Implications on Device Stability and Endurance , 2014, IEEE Electron Device Letters.

[41]  Hassan Mostafa,et al.  Time-based read circuit for multi-bit memristor memories , 2018, 2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[42]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[43]  K. N. Salama,et al.  Effect of boundary on controlled memristor-based oscillator , 2012, 2012 International Conference on Engineering and Technology (ICET).

[44]  Christofer Toumazou,et al.  High precision analogue memristor state tuning , 2012 .

[45]  Maged Ghoneima,et al.  Differential 1T2M memristor memory cell for single/multi-bit RRAM modules , 2014, 2014 6th Computer Science and Electronic Engineering Conference (CEEC).

[46]  Hassan Mostafa,et al.  Process Variation Aware Design of Multi-Valued Spintronic Memristor-Based Memory Arrays , 2016, IEEE Transactions on Semiconductor Manufacturing.