A highly latchup-immune 1-µm CMOS technology fabricated with 1-MeV ion implantation and self-aligned TiSi2

A 1-µm n-well CMOS technology with high latchup immunity is designed, realized, and characterized. Important features in this technology include thin epi substrate, retrograde n-well formed by 1-MeV ion implantation, As-P graded junctions, and self-aligned titanium disilicide. The 1-µm CMOS technology has been characterized by examining the deviceI-Vcurves, avalanche-breakdown voltages, subthreshold characteristics, short-channel effect, and sheet resistances. The devices fabricated by using the 1-MeV ion implantation and self-aligned titanium disilicide do not deviate from the conventional devices constructed with the same level of technology. With the As-P double-diffused LDD structure for the n-channel device, the avalanche-breakdown voltage is increased and hot-electron reliability is greatly improved. The titanium disilicide process effectively reduces the sheet resistances of the source-drain and the polysilicon gate to 3 Ω/□ compared with 150 Ω/□ of the unsilicided counterparts. The optimized 1-µm device channel n-well CMOS resulted in a propagation delay time of 150 ps with a power dissipation of 0.3 mW. With the thin epi wafers and the retrograde n-well structure, latchup immunity is found to be greatly improved. Moreover, with the titanium disilicide formation on the source-drain, the latchup holding voltage is found to be extremely high (13 V) with the substrate grounded from the backside of the wafer. If the backside substrate is not grounded, self-aligned disilicide over n+and p+regions are found necessary to ensure high latchup immunity even in the case of thin epi on heavily doped substrate. The degradation of emitter efficiency due to the TiSi2is believed to be the dominant factor in raising the holding voltage. Detailed experimental results and discussions are presented.

[1]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[2]  R.D. Rung,et al.  A retrograde p-well for higher density CMOS , 1981, IEEE Transactions on Electron Devices.

[3]  J. Moll,et al.  Breakdown mechanism in short-channel MOS transistors , 1978, 1978 International Electron Devices Meeting.

[4]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[5]  R. Rung,et al.  Deep trench isolated CMOS devices , 1982, 1982 International Electron Devices Meeting.

[6]  Robert W. Dutton,et al.  A VLSI-Suitable Schottky-Barrier CMOS Process , 1985, IEEE Journal of Solid-State Circuits.

[7]  G.J. Hu,et al.  A CMOS Structure with high latchup holding voltage , 1984, IEEE Electron Device Letters.

[8]  D. Fulkerson,et al.  A two-dimensional model for the calculation of common-emitter current gains of lateral p-n-p transistors , 1968 .

[9]  D. L. Critchlow,et al.  Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technology , 1982 .

[10]  Y. Nakagome,et al.  An As-P(n+-n-)double diffused drain MOSFET for VLSI's , 1983, IEEE Transactions on Electron Devices.

[11]  M. Kikuchi,et al.  A high performance CMOS technology with Ti-Silicided p/n-type poly-Si gates , 1983, 1983 International Electron Devices Meeting.

[12]  M. A. Shibib,et al.  An analytic model for minority-carrier transport in heavily doped regions of silicon devices , 1981, IEEE Transactions on Electron Devices.

[13]  T. Shibata,et al.  An Optimally Designed Process for Submicrometer MOSFET's , 1982, IEEE Journal of Solid-State Circuits.

[14]  M. T. Bohr,et al.  HMOS-CMOS-a low-power high-performance technology , 1981 .

[15]  R.R. Troutman.  Recent developments in CMOS latchup , 1984, 1984 International Electron Devices Meeting.

[16]  R.H. Dennard,et al.  Characterization and modeling of a latchup-free 1-µm CMOS technology , 1984, 1984 International Electron Devices Meeting.

[17]  T. Shibata,et al.  An optimally designed process for submicrometer MOSFET's , 1982 .

[18]  Y. See,et al.  Titanium disilicide self-aligned source/drain + gate technology , 1982, 1982 International Electron Devices Meeting.

[19]  S. Dhong,et al.  Design and characteristics of a lightly doped drain (LDD) device fabricated with self-aligned titanium disilicide , 1986, IEEE Transactions on Electron Devices.

[20]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[21]  T. Yamaguchi,et al.  Process and device performance of 1 µm-channel n-well CMOS technology , 1984, IEEE Transactions on Electron Devices.

[22]  H.P. Zappe,et al.  Layout and bias considerations for preventing transiently triggered latchup in CMOS , 1984, IEEE Transactions on Electron Devices.

[23]  Peter W. Cook,et al.  A 15-ns CMOS 64K RAM , 1986 .

[24]  J. Slotboom.  Minority carrier injection into heavily doped silicon , 1977 .

[25]  Michael I. Current,et al.  MeV Implantation For CMOS Applications , 1985, Photonics West - Lasers and Applications in Science and Engineering.

[26]  L.M. Terman,et al.  A self-aligned 1-µm-channel CMOS technology with retrograde n-well and thin epitaxy , 1985, IEEE Transactions on Electron Devices.