Low-power and robust 6T SRAM cell using symmetric dual-k spacer FinFETs
暂无分享,去创建一个
[1] Seung-Hwan Kim,et al. Design Optimization and Performance Projections of Double-Gate FinFETs With Gate–Source/Drain Underlap for SRAM Application , 2007, IEEE Transactions on Electron Devices.
[2] V. Trivedi,et al. Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.
[3] T. Hiramoto,et al. Impact of DIBL variability on SRAM static noise margin analyzed by DMA SRAM TEG , 2010, 2010 International Electron Devices Meeting.
[4] Brajesh Kumar Kaushik,et al. High-Performance and Robust SRAM Cell Based on Asymmetric Dual-$k$ Spacer FinFETs , 2013, IEEE Transactions on Electron Devices.
[5] D.K. Sharma,et al. Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.