Experimental verification of the usefulness of the nth power law MOSFET model under hot carrier wearout
暂无分享,去创建一个
[1] A. B. Bhattacharyya,et al. Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design , 2009, 2009 22nd International Conference on VLSI Design.
[2] José Luis Rosselló,et al. An analytical charge-based compact delay model for submicrometer CMOS inverters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Xiaojun Li,et al. Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation , 2008, IEEE Transactions on Device and Materials Reliability.
[4] Xavier Aymerich,et al. DC broken down MOSFET model for circuit reliability simulation , 2005 .
[5] Giuseppe La Rosa,et al. A review of hot-carrier degradation mechanisms in MOSFETs , 1996 .
[6] Xiaojun Li,et al. SRAM circuit-failure modeling and reliability simulation with SPICE , 2006, IEEE Transactions on Device and Materials Reliability.
[7] Takayasu Sakurai,et al. A simple MOSFET model for circuit analysis , 1991 .