A 94.3-dB SFDR, 91.5-dB DR, and 200-kS/s CT Incremental Delta–Sigma Modulator With Differentially Reset FIR Feedback

This letter presents a high-resolution continuous-time incremental delta–sigma modulator, which employs an finite impulse response (FIR) filter in its feedback. Due to the resetting environment of the incremental operation, the FIR digital-to-analog converter comes with added challenges to design. Thus, a differential resetting scheme between adjacent FIR taps is introduced, which allows the use of a sufficiently large number of taps in the incremental operation, leading to an improved clock jitter robustness, relaxed linearity, and dynamic requirements of the first stage opamp. A prototype is fabricated in a 180-nm CMOS process, occupying an active area of 0.175 mm2. The prototype achieves a peak SNR/SNDR of 86/83 dB, a dynamic range (DR) of 91.5 dB, and a peak spurious-free DR of 94.3 dB at a conversion rate of 200 kS/s. The power consumption is 1.27 mW from a 3-V power supply. This results in a Schreier FoM of 170.4 dB.

[1]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[2]  Maurits Ortmanns,et al.  On the Signal Filtering Property of CT Incremental Sigma–Delta ADCs , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Franco Maloberti,et al.  A 550µW 20kHz BW 100.8DB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65NM CMOS , 2018, 2018 IEEE Symposium on VLSI Circuits.

[4]  Shanthi Pavan,et al.  A 14 Bit Dual Channel Incremental Continuous-Time Delta Sigma Modulator for Multiplexed Data Acquisition , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).

[5]  Zhiqing Zhang,et al.  Noise–Power Optimization of Incremental Data Converters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Maurits Ortmanns,et al.  A Dynamic Power Reduction Technique for Incremental $\Delta\Sigma$ Modulators , 2019, IEEE Journal of Solid-State Circuits.

[7]  Amrith Sukumaran,et al.  Low Power Design Techniques for Single-Bit Audio Continuous-Time Delta Sigma ADCs Using FIR Feedback , 2014, IEEE Journal of Solid-State Circuits.

[8]  Sha Tao,et al.  A Power-Efficient Continuous-Time Incremental Sigma-Delta ADC for Neural Recording Systems , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Hongxing Li,et al.  A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3ppm INL , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).