Capacitance Characteristics Improvement and Power Enhancement for RF LDMOS Transistors Using Annular Layout Structure

This paper presents an annular-structure lateral-diffused metal-oxide-semiconductor (LDMOS) RF transistor using a 0.5-μm LDMOS process. This paper also examines the dc, small-signal, and large-signal characteristics of RF LDMOS transistors with different closed structures. In particular, the problem of evaluating the LDMOS aspect ratio for annular structure is addressed. The capacitance characteristics improvement in the LDMOS device design using the annular structure was also investigated. The power gain and efficiency of annular structure give nearly 5% enhancement compared to the traditional structure with 80-μm gatewidth at 1.9 GHz. Results show that the annular structure appears to be a better layout design for RF LDMOS transistors.

[1]  J. Verspecht,et al.  Broad-band poly-harmonic distortion (PHD) behavioral models from fast automated simulations and large-signal vectorial network measurements , 2005, IEEE Transactions on Microwave Theory and Techniques.

[2]  Guo-Wei Huang,et al.  Characterization of RF Lateral-Diffused Metal–Oxide–Semiconductor Field-Effect Transistors with Different Layout Structures , 2007 .

[3]  F. Krummenacher,et al.  Analysis and Modeling of Lateral Non-Uniform Doping in High-Voltage MOSFETs , 2006, 2006 International Electron Devices Meeting.

[4]  Wen-Lin Chen,et al.  Characterization of annular-structure RF LDMOS transistors using polyharmonic distortion model , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[5]  P. Wolf,et al.  Channel length extraction for DMOS transistors using capacitance-voltage measurements , 2001 .

[6]  Diego Cabello,et al.  Performance analysis of high-speed MOS transistors with different layout styles , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  W. Sansen,et al.  A high density matched hexagonal transistor structure in standard CMOS technology for high speed applications , 1999, ICMTS 1999. Proceedings of 1999 International Conference on Microelectronic Test Structures (Cat. No.99CH36307).

[8]  J. Kuo,et al.  Quasi-saturation capacitance behavior of a DMOS device , 1997 .

[9]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[10]  Ping Keung Ko,et al.  High-speed mixed signal and RF circuit design with compact waffle MOSFET , 2002, Proceedings 2002 IEEE Hong Kong Electron Devices Meeting (Cat. No.02TH8616).

[11]  A. Paccagnella,et al.  Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout , 2000 .

[12]  K. Narasimhulu,et al.  The effect of LAC doping on deep submicrometer transistor capacitances and its influence on device RF performance , 2004, IEEE Transactions on Electron Devices.

[13]  D.E. Root,et al.  Polyharmonic distortion modeling , 2006, IEEE Microwave Magazine.

[14]  Guo-Wei Huang,et al.  Temperature-Dependent Capacitance Characteristics of RF LDMOS Transistors With Different Layout Structures , 2008, IEEE Electron Device Letters.

[15]  F. van Rijs,et al.  Efficiency improvement of LDMOS transistors for base stations: towards the theoretical limit , 2006, 2006 International Electron Devices Meeting.

[16]  Zhiping Yu,et al.  RF LDMOS characterization and its compact modeling , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[17]  Robert W. Dutton,et al.  Modeling, analysis, and design of RF LDMOS devices using harmonic-balance device simulation , 2000 .