Cache Memory Design for Internet Processors

As a result of the exploding bandwidth demand from the Internet, network router and switch designers are designing and fabricating a growing number of microchips specifically for networking devices rather than traditional computing applications. In particular, a new breed of microprocessors, called Internet processors, has emerged that is designed to efficiently execute network protocols on various types of internetworking devices including switches, routers, and application-level gateways. We evaluate a series of three progressively more aggressive routing-table cache designs and demonstrate that the incorporation of hardware caches into Internet processors, combined with efficient caching algorithms can significantly improve overall packet forwarding performance.

[1]  Roch Guérin,et al.  Design and implementation of a QoS capable switch-router , 1997, Proceedings of Sixth International Conference on Computer Communications and Networks.

[2]  Tzi-cker Chiueh,et al.  High-performance IP routing table lookup using CPU caching , 1999, IEEE INFOCOM '99. Conference on Computer Communications. Proceedings. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. The Future is Now (Cat. No.99CH36320).

[3]  Deborah Estrin,et al.  An assessment of state and lookup overhead in routers , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.

[4]  Craig Partridge,et al.  A Fifty Gigabit Per Second IP Router , 2001 .

[5]  Günter Karjoth,et al.  Routing on longest-matching prefixes , 1996, TNET.

[6]  George Varghese,et al.  Faster IP lookups using controlled prefix expansion , 1998, SIGMETRICS '98/PERFORMANCE '98.

[7]  T. V. Lakshman,et al.  High-speed policy-based packet forwarding using efficient multi-dimensional range matching , 1998, SIGCOMM '98.

[8]  Raj Jain,et al.  Characteristics of Destination Address Locality in Computer Networks: A Comparison of Caching Schemes , 1990, Comput. Networks ISDN Syst..

[9]  Tzi-cker Chiueh,et al.  Cache memory design for network processors , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[10]  D. C. Feldmeier,et al.  Improving gateway performance with a routing-table cache , 1988, IEEE INFOCOM '88,Seventh Annual Joint Conference of the IEEE Computer and Communcations Societies. Networks: Evolution or Revolution?.

[11]  Bernhard Plattner,et al.  Scalable high speed IP routing lookups , 1997, SIGCOMM '97.