SAD computation based on online arithmetic for motion estimation

Abstract Block-based motion estimation is one of the critical tasks in today's video compression standards such as H.26x, MPEG-1, -2 and -4. Most of the block-based motion estimation algorithms are based on computing the sum of absolute differences (SAD) between corresponding elements in the candidate and reference blocks. In this paper, an field-programmable gate-array (FPGA) design is proposed for rapidly computing the minimum SAD. Two goals are achieved due to the use of online arithmetic (OLA): it is possible to implement a full 16×16 macroblock SAD in a single FPGA device; and it allows us to speed up computation by early termination of the SAD calculation when the candidate involved is bigger than the current reference SAD. Reconfigurable devices enable us to change 8×8 or 16×16 pixels per block quickly and easily. For a 16×16 SAD unit 1945 look-up tables (LUTs) are required at 425 MHz. A comparison with other related works is provided.

[1]  Joseph R. Cavallaro,et al.  On-line arithmetic for detection in digital communication receivers , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[2]  Jong-Nam Kim,et al.  Fast full search motion estimation algorithm using early detection of impossible candidate vectors , 2002, IEEE Trans. Signal Process..

[3]  Ben J Hicks,et al.  World Multiconference on Systemics, Cybernetics and Informatics , 2000 .

[4]  Yui-Lam Chan,et al.  An efficient search strategy for block motion estimation using image features , 2001, IEEE Trans. Image Process..

[5]  Chein-Wei Jen,et al.  Motion estimation using on-line arithmetic , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[6]  M.D. Ercegovac,et al.  On the design of an on-line FFT network for FPGA's , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[7]  C.-W. Jen,et al.  Motion estimation using MSD-first processing , 2003 .

[8]  Milos D. Ercegovac,et al.  FPGA-based structures for on-line FFT and DCT , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[9]  Milos D. Ercegovac,et al.  On-line arithmetic for DSP applications , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.

[10]  Stamatis Vassiliadis,et al.  A sum of absolute differences implementation in FPGA hardware , 2002, Proceedings. 28th Euromicro Conference.

[11]  Sung Bum Pan,et al.  VLSI architectures for block matching algorithms using systolic arrays , 1996, IEEE Trans. Circuits Syst. Video Technol..

[12]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[13]  Stephan Wong,et al.  Alternatives in FPGA-based SAD implementations , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..