INTERNATIONAL JOURNA L OF ENGINEERING SCI ENCES & RESEARCH TECHNOLOGY A Survey on Low Power Memory Design Techniques

Low power is an important factor when designing chips as well as memories. That is driven by the increasing complexity and operating speeds of micro processors and the demands of portable electronic Many techniques have been developed for getting low power. This term paper report includes a summary o f conventional low power circuit design techniques, a s well as a discussion on low power memory. Those discussed

[1]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .

[2]  E. Nuckolls,et al.  A 1 watt 68040-compatible microprocessor , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3]  Bharadwaj Amrutur,et al.  Techniques to reduce power in fast wide memories [CMOS SRAMs] , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[5]  P. Bannon,et al.  A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  H. Suzuki,et al.  A 6 ns 1.5 V 4 Mb BiCMOS SRAM , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.